Datasheet

Interrupt(INT)Output
BusTransactions
Writes
1/0
00
1
S
00 0
AD
DR
0
A
1
000000
A A P
SCL
SDA
StartCondition R/W
ACKFromSlave ACKFromSlave ACKFromSlave
1 98765432
DatatoRegisterCommandByteSlave Address
Data
TCA6408A
SCPS192CAPRIL2009REVISEDJULY2009.............................................................................................................................................................
www.ti.com
Aninterruptisgeneratedbyarisingorfallingedgeoftheportinputsintheinputmode.Aftertimet
iv
,thesignal
INTisvalid.Resettingtheinterruptcircuitisachievedwhendataontheportischangedtotheoriginalsettingor
whendataisreadfromtheportthatgeneratedtheinterrupt.Resettingoccursinthereadmodeatthe
acknowledge(ACK)ornotacknowledge(NACK)bitaftertherisingedgeoftheSCLsignal.Interruptsthatoccur
duringtheACKorNACKclockpulsecanbelost(orbeveryshort)duetotheresettingoftheinterruptduringthis
pulse.EachchangeoftheI/OsafterresettingisdetectedandistransmittedasINT.
Readingfromorwritingtoanotherdevicedoesnotaffecttheinterruptcircuit,andapinconfiguredasanoutput
cannotcauseaninterrupt.ChanginganI/Ofromanoutputtoaninputmaycauseafalseinterrupttooccur,ifthe
stateofthepindoesnotmatchthecontentsoftheInputPortRegister.
TheINToutputhasanopen-drainstructureandrequiresapullupresistortoV
CCP
orV
CCI
dependingonthe
application.INTshouldbeconnectedtothevoltagesourceofthedevicethatrequirestheinterruptinformation.
DataisexchangedbetweenthemasterandTCA6408Athroughwriteandreadcommands.
DataistransmittedtotheTCA6408Abysendingthedeviceaddressandsettingtheleastsignificantbit(LSB)to
alogic0(seeFigure4fordeviceaddress).Thecommandbyteissentaftertheaddressanddetermineswhich
registerreceivesthedatathatfollowsthecommandbyte.Thereisnolimitationonthenumberofdatabytessent
inonewritetransmission.
Figure6.WritetoOutputPortRegister
<br/>
Figure7.WritetoConfigurationorPolarityInversionRegisters
10SubmitDocumentationFeedbackCopyright©2009,TexasInstrumentsIncorporated
ProductFolderLink(s):TCA6408A