Datasheet

TAS5727
SLOS670 NOVEMBER 2010
www.ti.com
CLOCK CONTROL REGISTER (0x00)
The clocks and data rates are automatically determined by the TAS5727. The clock control register contains the
autodetected clock status. Bits D7–D5 reflect the sample rate. Bits D4–D2 reflect the MCLK frequency.
Table 5. Clock Control Register (0x00)
D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION
0 0 0 f
S
= 32-kHz sample rate
0 0 1 Reserved
0 1 0 Reserved
0 1 1 f
S
= 44.1/48-kHz sample rate
(1)
1 0 0 f
S
= 16-kHz sample rate
1 0 1 f
S
= 22.05/24-kHz sample rate
1 1 0 f
S
= 8-kHz sample rate
1 1 1 f
S
= 11.025/12-kHz sample rate
0 0 0 MCLK frequency = 64 × f
S
(2)
0 0 1 MCLK frequency = 128 × f
S
(2)
0 1 0 MCLK frequency = 192 × f
S
(3)
0 1 1 MCLK frequency = 256 × f
S
(1)(4)
1 0 0 MCLK frequency = 384 × f
S
1 0 1 MCLK frequency = 512 × f
S
1 1 0 Reserved
1 1 1 Reserved
0 Reserved
(1)
0 Reserved
(1)
(1) Default values are in bold.
(2) Only available for 44.1-kHz and 48-kHz rates
(3) Rate only available for 32/44.1/48-KHz sample rates
(4) Not available at 8 kHz
DEVICE ID REGISTER (0x01)
The device ID register contains the ID code for the firmware revision.
Table 6. General Status Register (0x01)
D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION
0 0 0 0 0 0 0 0 Identification code
(1)
(1) Default values are in bold.
38 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): TAS5727