Datasheet

TAS5715
www.ti.com SLOS645 –AUGUST 2010
VOLUME CONFIGURATION REGISTER (0x0E)
Bits Volume slew rate (Used to control volume change and MUTE ramp rates). These bits control the
D2–D0: number of steps in a volume ramp. Volume steps occur at a rate that depends on the sample rate of
the I
2
S data as follows:
Sample rate (KHz) Approximate ramp rate
8/16/32 125 ms/step
11.025/22.05/44.1 90.7 ms/step
12/24/48 83.3 ms/step
Table 13. Volume Control Register (0x0E)
D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION
1 0 0 1 0 – – – Reserved
(1)
– – – – – 0 0 0 Volume slew 512 steps (43 ms volume ramp time at 48 kHz)
(1)
– – – – – 0 0 1 Volume slew 1024 steps (85 ms volume ramp time at 48 kHz)
– – – – – 0 1 0 Volume slew 2048 steps (171 ms volume ramp time at 48 kHz)
– – – – – 0 1 1 Volume slew 256 steps (21 ms volume ramp time at 48 kHz)
– – – – – 1 X X Reserved
(1) Default values are in bold.
DC DETECT CONTROL REGISTER (0x0F)
Table 14. DC Detect Control Register (0x0F)
(1)
D7 D6 D5 D4 D3 D2 D1 D0 Magnitude MAX + MAX –
0 0 0 0 – – – – 7 52.73% 47.27%
0 0 0 1 – – – – 15 55.86% 44.14%
0 0 1 0 – – – – 23 58.98% 41.02%
0 0 1 1 – – – – 31 62.11% 37.89%
0 1 0 0 – – – – 39 65.23% 34.77%
0 1 0 1 – – – – 47 68.36% 31.64%
0 1 1 0 – – – – 55 71.48% 28.52%
0 1 1 1 – – – – 63 74.61% 25.39%
1 0 0 0 – – – – 71 77.73% 22.27%
1 0 0 1 – – – – 79 80.86% 19.14%
1 0 1 0 – – – – 87 83.98% 16.02%
1 0 1 1 – – – – 95 87.11% 12.89%
1 1 0 0 – – – – 103 90.23% 9.77%
1 1 0 1 – – – – 111 93.36% 6.64%
1 1 1 0 – – – – 119 96.48% 3.52%
1 1 1 1 – – – – 127 99.61% 0.39%
Time, ms
– – – – 0 0 0 0 157.1
– – – – 0 0 0 1 314.2
– – – – 0 0 1 0 471.3
– – – – 0 0 1 1 628.4
– – – – 0 1 0 0 785.5
– – – – 0 1 0 1 942.6
– – – – 0 1 1 0 1099.7
(1) See register 0x46, bit D10 for enable/disable control of this feature.
Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 57
Product Folder Link(s): TAS5715