Datasheet

2-CHANNEL
H -BRIDGE
BTL MODE
Output
H-Bridge 2
PVDD_A, B, C, D GND_A, B, C, D
Hardwire
Over-
Current
Limit
8
GND
VDD VREG
AGND
OC_ADJ
PVDD
PowerSupply
Decoupling
GVDD, VDD,
& VREG
PowerSupply
Decoupling
SYSTEM
Power
Supplies
PVDD
GVDD (12V)/VDD (12V)
GND
50V
12V
GND
VAC
Bootstrap
Caps
BST_C
BST_D
2
nd
Order
L-COutput
Filterfor
each
H-Bridge
OUT_C
OUT_D
GVDD_A, B, C, D
Bootstrap
Caps
BST_A
BST_B
INPUT_A
2
nd
Order
L-COutput
Filterfor
each
H-Bridge
OUT_A
OUT_B
8 4
Output
H-Bridge 1
Input
H-Bridge 1
INPUT_B
M2
M1
M3
Hardwire
Mode
Control
Input
H-Bridge 2
INPUT_C
INPUT_D
VI_CM
C_STARTUP
PSU_REF
Caps for
External
Filtering
&
Startup/Stop
InputDC
Blocking
Caps
InputDC
Blocking
Caps
/RESET
/OTW1, /OTW2, /OTW
/CLIP
System
microcontroller
or
Analogcircuitry
READY
/SD
ANALOG_IN_A
ANALOG_IN_B
ANALOG_IN_C
ANALOG_IN_D
FREQ_ADJ
Hardwire
PWMFrame
Rate Adjust
&
Master/Slave
Mode
OSC_IO+
OSC_IO-
Oscillator
Synchronization
2
2
2
2
(2)
TAS5630B
www.ti.com SLES217C –NOVEMBER 2010–REVISED SEPTEMBER 2012
TYPICAL SYSTEM BLOCK DIAGRAM
Copyright © 2010–2012, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: TAS5630B