Datasheet

TAS5630B

www.ti.com

SLES217C –NOVEMBER 2010–REVISED SEPTEMBER 2012

The VREG pin is not recommended to be used as a voltage source for external circuitry.

Click and Pop in SE-Mode

The BTL startup has low click and pop due to the trimmed output dc offset, see the AUDIO CHARACTERISTICS

(BTL) table.

The startup of the BTL+2 x SE system (Figure 17) or 4xSE (Figure 16) is more difficult to get click and pop free,

than the pure BTL solution; therefore, evaluating the resulting click and pop before designing in the device is

recommended.

PBTL Overload and Short Circuit

The TAS5630B has extensive overload and short circuit protection. In BTL and SE mode, it is fully protected

against speaker terminal overloads, terminal-to-terminal short circuit, and short circuit to GND or PVDD. The

protection works by limiting the current, by flipping the state of the output MOSFET’s; thereby, ramping currents

down in the inductor. This only works when the inductor is NOT saturated, the recommended minimum inductor

values are listed in RECOMMENDED OPERATING CONDITIONS table. In BTL mode, the short circuit currents

can reach more than 15A, so when connecting the device in PBTL mode (Mono), the currents double – that is

more than 30A, and with these high currents, the protection system will limit PBTL speaker overloads, terminal-

to-terminal shorts, and terminal-to-GND shorts. PBTL mode short circuit to PVDD is not recommended.

OSCILLATOR

The oscillator frequency can be trimmed by external control of the FREQ_ADJ pin.

To reduce interference problems while using a radio receiver tuned within the AM band, the switching frequency

can be changed from nominal to lower values. These values should be chosen such that the nominal and the

lower-value switching frequencies together result in the fewest cases of interference throughout the AM band,

and can be selected by the value of the FREQ_ADJ resistor connected to AGND in master mode.

For slave-mode operation, turn off the oscillator by pulling the FREQ_ADJ pin to VREG. This configures the

OSC_I/O pins as inputs, which must be slaved from an external clock.

PRINTED CIRCUIT BOARD RECOMMENDATION

Use an unbroken ground plane to have a good low-impedance and -inductance return path to the power supply

for power and audio signals. PCB layout, audio performance and EMI are linked closely together. The circuit

contains high, fast-switching currents; therefore, care must be taken to prevent damaging voltage spikes. Routing

of the audio input should be kept short and together with the accompanying audio-source ground. A local ground

area underneath the device is important to keep solid to minimize ground bounce. It is always good practice to

follow the EVM layout as a guideline.

Netlist for this printed circuit board is generated from the schematic in Figure 14.

Product Folder Links: TAS5630B