Datasheet

GND
PVDD
(+12 to
+36 Vdc)
+ LEFT SPEAKER OUTPUTS –
+ RIGHT SPEAKER OUTPUTS –
HEATSINK
LEFT CHANNEL
OUTPUT FILTERS
RIGHT CHANNEL
OUTPUT FILTERS
INPUT SIGNAL & CONTROL
INTERFACE (J1)
TAS5538
TAS5622
TAS5624
MODE
PINS
S1
+3.3Vdc
REGULATOR
Reset
LED
STATUS
LEDs
RESET
NORMAL
PBTL – BTL
TAS5622DDVEVM 6524656
TAS5624DDVEVM 6524657
Quick Setup Guide www.ti.com
2.5 Output Configuration BTL and PBTL
When changing mode from BTL to PBTL, make sure that the AMP_RESET switch is set to RESET before
changing shunts on Mode headers M3, D and C.
- For BTL mode place a shunt on pins 1 and 2 of each header, at the positions marked BTL.
- For PBTL mode place a shunt on pins 3 and 2 of each header, at the positions marked PBTL.
In PBTL mode the load must be connected according to Figure 5:
Figure 5. PBTL Mode Configuration
8
TAS5622-TAS5624DDVEVM SLAU376–May 2012
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated