Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Audio amplifier 1-channel (mono) or 2-channel (stereo) Class D HTSSOP 44

PurePath HD

Class G Power Supply

Ref design

105VAC 240VAC

TAS5630

18V-36V

+12V

PurePath HD

TAS5624A

TASxxxx

Digital Audio

Processor

DIGITAL

AUDIO

INPUT

+3.3V

REG.

→

TAS5624A

www.ti.com

SLAS844 –MAY 2012

150-W Stereo / 300-W Mono PurePath™ HD Digital Input Class-D Power Stage

Check for Samples: TAS5624A

FEATURES

DESCRIPTION

The TAS5624A is a thermally-enhanced version of

234

• PurePath™ HD Integrated Feedback Provides:

the class-D power amplifier based on the TAS5614A

– 0.025% THD at 1 W into 4 Ω

using large MOSFETs for improved power efficiency

– >65 dB PSRR (No Input Signal)

and a novel gate drive scheme for reduced losses in

idle and at low output signals leading to reduced heat

– >105 dB (A weighted) SNR

sink size.

• Pre-Clipping Output for Control of a Class-G

The unique pre clipping output signal can be used to

Power Supply

control a Class-G power supply. This combined with

• Reduced Heat Sink Size due to use of 40mΩ

the low idle loss and high power efficiency of the

Output MOSFET with >90% Efficiency at Full

TAS5624A leads to industry leading levels of

Output Power

efficiency ensuring a super “green” system.

• Output Power at 10%THD+N

The TAS5624A uses constant voltage gain. The

– 150 W / 4 Ω BTL Stereo Configuration

internally matched gain resistors ensure a high Power

– 300 W / 2 Ω PBTL Mono Configuration

Supply Rejection Ratio giving an output voltage only

dependent on the audio input voltage and free from

• Output Power at 1%THD+N

any power supply artifacts.

– 125 W / 4 Ω BTL Stereo Configuration

The high integration of the TAS5624A makes the

– 250 W / 2 Ω PBTL Mono Configuration

amplifier easy to use; and, using TI’s reference

• Click and Pop Free Startup

schematics and PCB layouts leads to fast design in

• Error Reporting Self-protected Design with

time. The TAS5624A is available in the space saving

UVP, Over Temperature, and Short Circuit surface mount 44-pin HTSSOP package.

PowerPAD™ PurePath™ HD

Protection

• EMI Compliant when used with Recommended

System Design

• 44-Pin HTSSOP (DDV) Package for Reduced

Board Size

APPLICATIONS

• Blu-ray™/DVD Receivers

• High Power Sound Bars

• Powered Subwoofer and Active Speakers

• Mini Combo Systems

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2PowerPAD, PurePath are trademarks of Texas Instruments.

3Blu-ray is a trademark of Blu-ray Disk Association Association (BDA).

4All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (31 pages)

PAGE 1
TAS5624A www.ti.com SLAS844 – MAY 2012 150-W Stereo / 300-W Mono PurePath™ HD Digital Input Class-D Power Stage Check for Samples: TAS5624A FEATURES DESCRIPTION • PurePath™ HD Integrated Feedback Provides: – 0.
PAGE 2
TAS5624A SLAS844 – MAY 2012 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. GENERAL INFORMATION Terminal Assignment The TAS5624A is available in a thermally enhanced package: • 44-Pin HTSSOP package (DDV) The package contains a PowerPAD™ that is located on the top side of the device for convenient thermal coupling to the heat sink.
PAGE 3
TAS5624A www.ti.
PAGE 4
TAS5624A SLAS844 – MAY 2012 www.ti.com ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range unless otherwise noted (1) TAS5624A UNIT –0.3 to 13.2 V –0.3 to 50 V BST_X to GND (3) (4) –0.3 to 62.5 V DVDD to GND –0.3 to 4.2 V AVDD to GND –0.3 to 8.5 V OC_ADJ, M1, M2, M3, C_START, INPUT_X to GND –0.3 to 4.2 V RESET, FAULT, OTW, CLIP, to GND –0.3 to 4.
PAGE 5
TAS5624A www.ti.com SLAS844 – MAY 2012 RECOMMENDED OPERATING CONDITIONS MIN TYP MAX UNIT PVDD_X Full-bridge supply DC supply voltage 12 36 38 V GVDD_X Supply for logic regulators and gate-drive circuitry DC supply voltage 10.8 12 13.2 V VDD Digital regulator supply voltage DC supply voltage 10.8 12 13.2 V 2.5 4.0 1.5 3.0 1.5 2.0 BTL RL Load impedance Output filter: L = 10 uH, 1 µF. Output AD modulation, switching frequency > 350 kHz.
PAGE 6
TAS5624A SLAS844 – MAY 2012 www.ti.
PAGE 7
TAS5624A www.ti.
PAGE 8
TAS5624A SLAS844 – MAY 2012 www.ti.com AUDIO SPECIFICATION STEREO (BTL) Audio performance is recorded as a chipset consisting of a TASxxxx PWM Processor (modulation index limited to 97.7%) and a TAS5624A power stage with PCB and system configurations in accordance with recommended guidelines. Audio frequency = 1kHz, PVDD_X = 36V, GVDD_X = 12V, RL = 4 Ω, fS = 384 kHz, ROC = 24 kΩ, TC = 75°C,Output Filter: LDEM = 10 μH, CDEM = 1 µF, unless otherwise noted.
PAGE 9
TAS5624A www.ti.com SLAS844 – MAY 2012 AUDIO SPECIFICATION MONO (PBTL) Audio performance is recorded as a chipset consisting of a TASxxxx PWM Processor (modulation index limited to 97.7%) and a TAS5624A power stage with PCB and system configurations in accordance with recommended guidelines. Audio frequency = 1kHz, PVDD_X = 36V, GVDD_X = 12V, RL = 4Ω, fS = 384kHz, ROC = 24kΩ, TC = 75°C, Output Filter: LDEM = 10μH, CDEM = 1μF, unless otherwise noted.
PAGE 10
TAS5624A SLAS844 – MAY 2012 www.ti.com ELECTRICAL CHARACTERISTICS (continued) PVDD_X = 36V, GVDD_X = 12V, VDD = 12V, TC (Case temperature) = 75°C, fS = 384 kHz, unless otherwise specified. PARAMETER OTE-OTWdifferential (1) OTEHYST (1) OLPC TEST CONDITIONS MIN TYP MAX UNIT OTE-OTW differential 30 °C A device reset is needed to clear FAULT after an OTE event 25 °C Overload protection counter fPWM = 384 kHz 2.
PAGE 11
TAS5624A www.ti.com SLAS844 – MAY 2012 TYPICAL CHARACTERISTICS, BTL CONFIGURATION Measurement conditions are: 1kHz, PVDD_X = 36V, GVDD_X = 12V, RL = 4Ω, fS = 384 kHz, ROC = 24kΩ, TC = 75°C, Output Filter: LDEM = 10 μH, CDEM = 1 µF, 20Hz to 20kHz BW (AES17 low pass filter), unless otherwise noted. OUTPUT POWER vs SUPPLY VOLTAGE vs DISTORTION + NOISE = 10% TOTAL HARMONIC+NOISE vs OUTPUT POWER, 1kHz 260 3Ω 4Ω 8Ω 220 200 1 0.1 180 160 140 120 100 80 60 40 0.01 0.005 0.02 0.
PAGE 12
TAS5624A SLAS844 – MAY 2012 www.ti.com TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued) Measurement conditions are: 1kHz, PVDD_X = 36V, GVDD_X = 12V, RL = 4Ω, fS = 384 kHz, ROC = 24kΩ, TC = 75°C, Output Filter: LDEM = 10 μH, CDEM = 1 µF, 20Hz to 20kHz BW (AES17 low pass filter), unless otherwise noted.
PAGE 13
TAS5624A www.ti.com SLAS844 – MAY 2012 TYPICAL CHARACTERISTICS, SE CONFIGURATION Measurement conditions are: 1kHz, PVDD_X = 36V, GVDD_X = 12V, RL = 4Ω, fS = 384kHz, ROC = 24kΩ, TC = 75°C, Output Filter: LDEM = 10μH, CDEM = 1µF, CDCB = 470µF, 20 Hz to 20 kHz BW (AES17 low pass filter), unless otherwise noted. TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER OUTPUT POWER vs SUPPLY VOLTAGE 100 2Ω 3Ω 4Ω 2Ω 3Ω 4Ω 80 1 PO − Output Power − W THD+N − Total Harmonic Distortion + Noise − % 10 0.
PAGE 14
TAS5624A SLAS844 – MAY 2012 www.ti.com THEORY OF OPERATION POWER SUPPLIES To facilitate system design, the TAS5624A needs only a 12V supply in addition to the (typical) 36 V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.
PAGE 15
TAS5624A www.ti.com SLAS844 – MAY 2012 STARTUP AND SHUTDOWN RAMP SEQUENCE The integrated startup and stop sequence ensures a click and pop free startup and shutdown sequence of the amplifier. The startup sequence uses a voltage ramp with a duration set by the CSTART capacitor. The sequence uses the input PWM signals to generate output PWM signals, hence input idle PWM should be present during both startup and shut down ramping sequences.
PAGE 16
TAS5624A SLAS844 – MAY 2012 www.ti.com DEVICE PROTECTION SYSTEM The TAS5624A contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TAS5624A responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the FAULT pin low.
PAGE 17
TAS5624A www.ti.com SLAS844 – MAY 2012 UNDERVOLTAGE PROTECTION (UVP) AND POWER-ON RESET (POR) The UVP and POR circuits of the TAS5624A fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the GVDD_X and VDD supply voltages reach stated in the Electrical Characteristics table.
PAGE 18
TAS5624A SLAS844 – MAY 2012 www.ti.com Table 5. Fault Handling (continued) Fault/Event Fault/Event Description Global or Channel Reporting Method Latched/Self Clearing Action needed to Clear Output FETs OTE (OTSD) Thermal Shutdown Global FAULT Pin Latched Toggle RESET Hi-Z OLP (CBC >2.
PAGE 19
TAS5624A www.ti.com SLAS844 – MAY 2012 APPLICATION INFORMATION PCB MATERIAL RECOMMENDATION FR-4 Glass Epoxy material with 1oz. (35 μm) is recommended for use with the TAS5624A. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance. PVDD CAPACITOR RECOMMENDATION The large capacitors used in conjunction with each full-bridge, are referred to as the PVDD Capacitors.
PAGE 20
Submit Documentation Feedback Product Folder Link(s): TAS5624A 3.
PAGE 21
3 .
PAGE 22
Submit Documentation Feedback Product Folder Link(s): TAS5624A OUT_D 27 18 /CLIP /OTW /CLIP GND 25 BST_C 24 BST_D 23 20 M2 21 M3 22 GVDD_CD GND 26 OUT_D 28 17 /OTW 19 M1 PVDD_CD 29 16 /FAULT /FAULT OUT_C 32 PVDD_CD 30 100 nF 10 µH 33nF 33nF 10 µH 10 µH GND 470 uF 470 uF 10µH GND 33 220 nF 220 nF 220 nF 33 nF PVDD 15 INPUT_D 13 AVDD 12 GND 220 nF 33 nF GND 34 OUT_B 35 PVDD_AB 36 PVDD_AB 37 PVDD_AB 38 OUT_A 39 OUT_A 40 GND 41 GND 42 BST_B 43 BST_A 44 PVDD_CD 3
PAGE 23
TAS5624A www.ti.com SLAS844 – MAY 2012 CIRCUIT COMPONENT AND PRINTED CIRCUIT BOARD RECOMMENDATION These requirements must be followed to achieve best performance and reliability and minimum ground bounce at rated output power of TAS5624A. CIRCUIT COMPONENT REQUIREMENTS A number of circuit components are critical to performance and reliability. They include LC filter inductors and capacitors, decoupling capacitors and the heatsink.
PAGE 24
TAS5624A SLAS844 – MAY 2012 www.ti.com PCB copper must be at least 1 ounce thickness. PVDD and output traces must be wide enough to carry expected average currents without excessive temperature rise. PWM input traces must be kept short and close together on the input side of the IC and must be shielded with ground flood to avoid interference from high power switching signals.
PAGE 25
TAS5624A www.ti.com SLAS844 – MAY 2012 B1 B1 B2 Note B1: A wide PVDD bus and a wide ground path must be used to provide very low impedance to high power and audio currents to the power supply. Top and bottom ground planes must be connected with vias at many points to reinforce the ground connections. Note B2: Wide output traces can be routed on the bottom layer and connected to output pins with strong via arrays. Figure 17.
PAGE 26
PACKAGE OPTION ADDENDUM www.ti.
PAGE 27
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device TAS5624ADDVR Package Package Pins Type Drawing SPQ HTSSOP 2000 DDV 44 Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 330.0 24.4 Pack Materials-Page 1 8.6 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 15.6 1.8 12.0 24.
PAGE 28
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TAS5624ADDVR HTSSOP DDV 44 2000 367.0 367.0 45.
PAGE 29
PAGE 30
PAGE 31
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.