Datasheet

Table Of Contents
www.ti.com
1.2 PCB Key Map
SPEAKEROUTPUTS
TAS5518
OUTPUT STAGE
CHANNEL 3
3.3V
Regulator
PSU
INTERFACE
(J901)
PSU
CONTROL
(J902)
INPUT SIGNAL& CONTROL
INTERFACE(J10)
SUBWOOFER
OUTPUT
(J600)
J101
BTL
J102
BTL
OUTPUT STAGE
CHANNEL 1
OUTPUT STAGE
CHANNEL 4
OUTPUT STAGE
CHANNEL 2
OUTPUT STAGE
CHANNEL 6
OUTPUT STAGE
CHANNEL 5
SPEAKEROUTPUTS
J103
BTL
J104
BTL
SPEAKEROUTPUTS
J117
PBTL
J107
BTL*
DRV600
J108
BTL*
*: ConfigOption
2 Quick Setup Guide
2.1 Electrostatic Discharge Warning
Quick Setup Guide
Physical structure for the TAS5352DDV6EVM is illustrated in Figure 2 .
Figure 2. Physical Structure for the TAS5352DDV6EVM (Approximate Layout)
This section describes the TAS5352DDV6EVM board in regards to power supplies and system interfaces.
The section provides information regarding handling and unpacking, absolute operating conditions, and a
description of the factory default switch and jumper configuration.
This section provides a step-by-step guide to configuring the TAS5352DDV6EVM for device evaluation.
Many of the components on the TAS5352DDV6EVM are susceptible to damage by electrostatic discharge
(ESD). Customers are advised to observe proper ESD handling precautions when unpacking and handling
the EVM, including the use of a grounded wrist strap at an approved ESD workstation.
CAUTION
Failure to observe ESD handling procedures may result in damage to EVM
components.
TAS5352DDV6EVM 6 SLAU244 March 2008
Submit Documentation Feedback