Datasheet

www.ti.com
AUDIO SPECIFICATIONS (Single-Ended Output)
AUDIO SPECIFICATIONS (PBTL)
TAS5352
SLES204A – SEPTEMBER 2007 – REVISED OCTOBER 2007
Audio performance is recorded as a chipset consisting of a TAS5086 pwm processor (modulation index limited to 97.7%) and
a TAS5352 power stage. PCB and system configuraton are in accordance with recommended guidelines. Audio frequency =
1kHz, PVDD_x = 34.5 V, GVDD_x = 12 V, R
L
= 4 Ω , f
S
= 384 kHz, R
OC
= 22 k Ω , T
C
= 75 ° C, Output Filter: L
DEM
= 20 μ H, C
DEM
= 1.0 μ F, unless otherwise noted.
TAS5352
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
R
L
= 3 Ω , 10% THD+N, clipped input
45
signal
P
OMAX
Maximum Power Output
R
L
= 4 Ω , 10% THD+N, clipped input
35
signal
W
R
L
= 3 Ω , 0 dBFS, unclipped input
35
signal
P
O
Unclipped Power Output
R
L
= 4 Ω , 0 dBFS, unclipped input
25
signal
0 dBFS; AES17 filter 0.2%
THD+N Total harmonic distortion + noise
1 W; AES17 filter 0.09%
V
n
A-weighted, AES17 filter, Auto mute 40 μ V
Output integrated noise
disabled
SNR A-weighted, AES17 filter, Auto mute 109 dB
Signal-to-noise ratio
(1)
disabled
A-weighted, input level = – 60 dBFS
DNR Dynamic range 109 dB
AES17 filter
P
idle
Power dissipation due to idle losses (IPVDD_X) P
O
= 0 W, all halfbridges switching
(2)
2 W
(1) SNR is calculated relative to 0-dBFS input level.
(2) Actual system idle losses are affected by core losses of output inductors.
Audio performance is recorded as a chipset consisting of a TAS5518 pwm processor (modulation index limited to 97.7%) and
a TAS5352 power stage. PCB and system configuraton are in accordance with recommended guidelines. Audio frequency =
1kHz, PVDD_x = 34.5 V, GVDD_x = 12 V, R
L
= 3 Ω , f
S
= 384 kHz, R
OC
= 22 k Ω , T
C
= 75 ° C, Output Filter: L
DEM
= 10 μ H, C
DEM
= 1 uF, unless otherwise noted.
TAS5352
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX
R
L
= 3 Ω , 10% THD+N, clipped input
195
signal
P
OMAX
Maximum Power Output
R
L
= 2 Ω , 10% THD+N, clipped input
250
signal
W
R
L
= 3 Ω , 0 dBFS, unclipped input
145
signal
P
O
Unclipped Power Output
R
L
= 2 Ω , 0 dBFS, unclipped input
190
signal
0 dBFS; AES17 filter 0.2%
THD+N Total harmonic distortion + noise
1 W; AES17 filter 0.09%
V
n
A-weighted, AES17 filter, Auto mute 50 μ V
Output integrated noise
disabled
SNR A-weighted, AES17 filter, Auto mute 110 dB
Signal-to-noise ratio
(1)
disabled
A-weighted, input level = – 60 dBFS
DNR Dynamic range 110 dB
AES17 filter
DC Offset Output offset voltage +/- 15 mV
P
idle
Power dissipation due to idle losses (IPVDD_X) P
O
= 0 W, all halfbridges switching
(2)
2 W
(1) SNR is calculated relative to 0-dBFS input level.
(2) Actual system idle losses are affected by core losses of output inductors.
Copyright © 2007, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): TAS5352