Datasheet

www.ti.com
TYPICAL SYSTEM BLOCK DIAGRAM
2nd-OrderL-C
OutputFilter
forEach
Half-Bridge
Bootstrap
Capacitors
2-Channel
H-Bridge
BTL Mode
System
Microcontroller
OUT_A
OUT_B
OUT_C
OUT_D
BST_A
BST_B
BST_C
BST_D
RESET_AB
RESET_CD
System
Power
Supply
Hardwire
Mode
Control
PVDD
GVDD(12V)/VDD(12V)
GND
Hardwire
OCLimit
M1
M3
PVDD
Power
Supply
Decoupling
34.5V
12V
GND
VAC
PWM_A
PWM_C
PWM_D
PWM_B
VALID
M2
Left-
Channel
Output
Right-
Channel
Output
Input
H-Bridge1
Input
H-Bridge2
GVDD
VDD
VREG
PowerSupply
Decoupling
4 4 4
Bootstrap
Capacitors
2nd-OrderL-C
OutputFilter
forEach
Half-Bridge
Output
H-Bridge2
Output
H-Bridge1
OTW
OTW
SD
SD
TAS5518
B0047-02
PVDD_A,B,C,D GND_A,B,C,D GVDD_A,B,C,D
GND
VDD
VREG
AGND
OC_ADJ
I2C
TAS5352
SLES204A – SEPTEMBER 2007 – REVISED OCTOBER 2007
6 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): TAS5352