Datasheet
www.ti.com
Appendix A Design Documents
A.1 HLP_MC012 Schematic
of
Filename:
Mod: PCBRev: Sheet
SaveDate:
CX
SchematicRev:
Design Team:
DrawnBy:
TI
PrintDate
PROJECT
:
of
Filename:
Mod: PCBRev: Sheet
SaveDate:
CX
SchematicRev:
Design Team:
DrawnBy:
TI
PrintDate
PROJECT
:
1
1
1
0
0
0
0
1
1
0
0
1
0
1
I
I
O
O
O
O
O
1
0
0
1
0
0
1
1
NC
4
1
0
O
FROM
MATING
7
6
5
0
3
1
2
1
0
1
0
1
1
0
L/H
H/L
L/H
H/L
H/L
H/L
H/L
3.3V
64fs
64fs
64fs
64fs
64fs
I
I
O
O
O
O
O
SET
TO
SET TO
OCKS1
NC
NC
Xtal
512fs
256fs
256fs
128fs
1
54kHz
108kHz
fs(MAX)
108kHz
216kHz
LDN
MODE
4
DIF1
0
H/L
I/O
64fs
I/O
O
I2S
CONTROLLERFOR TAS5132DDV2EVM
OPTICAL INPUT
RCA INPUT
SUPPLY
64-128fs
64-128fs
24Bit/I2S
24Bit/LJ
24Bit/I2S
16Bit/RJ
24Bit/RJ
18Bit/RJ
20Bit/RJ
LRCK BICK/BCK
RESET
FROM
CONTROL
256/256/108
OCKS0
ThuFeb15,2007
I2SOUT
512fs
256fs
256fs
MCLK01
128fs
CONNECT
OR
DIF2
DIF0
POWER
SWITCHING
L/R
LRCK
SDTO/DATA
24Bit/LJ
U5
AK4113VF
HPL-MC012.sch
DECEMBER72006
SPDIFLock
AUDIOSERIAL INTERFACEFORMA
T
FREDSHIPLEY
MASTERCLOCKOUTPUT
FREQUENCY
SPDIF/3.3VSWITCHINGPOWERSUPPL
Y
SLLU097 – April 2007 Design Documents 13
Submit Documentation Feedback