Datasheet

Reset Timing ( RESET)
t
w(RESET)
Earliest time
that M-State
could be exited
RESET
M-State
t
r(DMSTATE)
< 200 ns
t
r(I2C_ready)
Start system
t
r(run)
Determine SCLK rate
and MCLK ratio. Enable via I
2
C.
T0029-03
Power-Down ( PDN) Timing
PDN
M-State
t
su
t
p(DMSTATE)
< 1 ms
T0030-02
Back-End Error ( BKND_ERR)
TAS5086
SLES131C – FEBRUARY 2005 – REVISED JUNE 2008 ................................................................................................................................................... www.ti.com
Control-signal parameters over recommended operating conditions (unless otherwise noted)
PARAMETER MIN TYP MAX UNIT
t
r(DMSTATE)
Time to M-STATE low 370 ns
t
w(RESET)
Pulse duration, RESET active 400 None ns
t
r(I2C_ready)
Time to enable I
2
C 3 ms
t
r(run)
Device start-up time 10 ms
NOTE: Because a crystal time base is used, the system determines the CLK rates. Once the data rate and master clock ratio
are determined, the system outputs audio if a master volume command is issued.
Figure 12. Reset Timing
Control-signal parameters over recommended operating conditions (unless otherwise noted). Note that PDN does not clear
I
2
C registers.
PARAMETER MIN TYP MAX UNIT
t
p(DMSTATE)
Time to M-STATE low 300 µ s
Number of MCLKs preceding the release of PDN 5
t
su
Device start-up time 120 ms
Figure 13. Power-Down Timing
Control-signal parameters over recommended operating conditions (unless otherwise noted)
16 Submit Documentation Feedback Copyright © 2005 – 2008, Texas Instruments Incorporated
Product Folder Link(s): TAS5086