Datasheet

www.ti.com
TAS3108,TAS3108IA
AUDIODIGITALSIGNALPROCESSORS
SLES152B–OCTOBER2005–REVISEDNOVEMBER2007
Table5-4.TAS3108/TAS3108IAMCLKandLRCLKCommonValues(MCLK=12.288MHzorMCLK=11.2896MHz)(continued)
Input
LRCLKf
S
PLL
f
S
MCLK/MCLK/SCLKSCLKDivider
ChSCLKINSCLKINXMux1,2,Rate32,Multi-f
DSPCLK
SampleLRCLKMCLKFreqSCLK1,OUT1ChperOUT21,2,4
perRateFreq3,4,6,8,64,128,plier(MHz)Maxf
DSPCLK
/f
S
RateRatio(MHz)2,3,4,6,RateSDOUTRate(pins
SDIN(×f
S
)(MHz)16,32192,256,11(pin135.2MHz
(kHz)(×f
S
)8,16,32(×f
S
)(×f
S
)PLL0,
384,512PLL2)
PLL1)
19226412.288N/AN/A116426464111135.2704
MasterMode,2ChannelsIn,TDMOut
44.1225611.2896N/AN/A1464825664111124.22816
48225612.288N/AN/A1464825664111135.22816
88.2212811.2896N/AN/A1264412864111124.21408
96212812.288N/AN/A1264412864111135.21408
32238412.288N/AN/A2364619264111135.24224
44.1225611.2896N/AN/A2264412864111124.22816
48225612.288N/AN/A2264412864111135.22816
32238412.288N/AN/A3264438464111135.24224
MasterMode,TDMIn,2ChannelsOut
44.1825611.2896N/AN/A1425626464111124.22816
48825612.288N/AN/A1425626464111135.22816
88.2412811.2896N/AN/A1212826464111124.21408
96412812.288N/AN/A1212826464111135.21408
32638412.288N/AN/A2319226464111135.24224
44.1425611.2896N/AN/A2212826464111124.22816
48425612.288N/AN/A2212826464111135.22816
32438412.288N/AN/A3638426464111135.24224
MasterMode,TDMIn,TDMOut
44.1825611.2896N/AN/A112568256256111124.22816
48825612.288N/AN/A112568256256111135.22816
88.2412811.2896N/AN/A111284128128111124.21408
96412812.288N/AN/A111284128128111135.21408
32638412.288N/AN/A211926192192111135.24224
44.1425611.2896N/AN/A211284128128111124.22816
48425612.288N/AN/A211284128128111135.22816
32438412.288N/AN/A313844384384111135.24224
26ClockControlsSubmitDocumentationFeedback
Not Recommended for New Designs