Datasheet

www.ti.com
TAS3108,TAS3108IA
AUDIODIGITALSIGNALPROCESSORS
SLES152B–OCTOBER2005–REVISEDNOVEMBER2007
Table5-4.TAS3108/TAS3108IAMCLKandLRCLKCommonValues(MCLK=12.288MHzorMCLK=11.2896MHz)
Input
LRCLKf
S
PLL
f
S
MCLK/MCLK/SCLKSCLKDivider
ChSCLKINSCLKINXMux1,2,Rate32,Multi-f
DSPCLK
SampleLRCLKMCLKFreqSCLK1,OUT1ChperOUT21,2,4
perRateFreq3,4,6,8,64,128,plier(MHz)Maxf
DSPCLK
/f
S
RateRatio(MHz)2,3,4,6,RateSDOUTRate(pins
SDIN(×f
S
)(MHz)16,32192,256,11(pin135.2MHz
(kHz)(×f
S
)8,16,32(×f
S
)(×f
S
)PLL0,
384,512PLL2)
PLL1)
SlaveMode,2ChannelsIn,2ChannelsOut
32238412.288642.048N/A16426464111135.24224
44.1225611.2896642.822N/A16426464111124.22816
48225612.288643.072N/A16426464111135.22816
88.2212811.2896645.645N/A16426464111124.21408
96212812.288646.144N/A16426464111135.21408
176.426411.28966411.290N/A16426464111124.2704
19226412.2886412.288N/A16426464111135.2704
SlaveMode,2ChannelsIn,TDMOut
44.1225611.289625611.290N/A464825664111124.22816
48225612.28825612.288N/A464825664111135.22816
88.2212811.289612811.290N/A264412864111124.21408
96212812.2881286.144N/A264412864111135.21408
SlaveMode,TDMIn,2ChannelsOut
44.1825611.289625611.290N/A425626464111124.22816
48825612.28825612.288N/A425626464111135.22816
88.2412811.289612811.290N/A212826464111124.21408
96412812.28812812.288N/A212826464111135.21408
SlaveMode,TDMIn,TDMOut
44.1825611.289625611.290N/A12568256256111124.22816
48825612.28825612.288N/A12568256256111135.22816
88.2412811.289612811.290N/A11284128128111124.21408
96412812.28812812.288N/A11284128128111135.21408
MasterMode,2ChannelsIn,2ChannelsOut
32238412.288N/AN/A616426464111135.24224
44.1225611.2896N/AN/A416426464111124.22816
48225612.288N/AN/A416426464111135.22816
88.2212811.2896N/AN/A216426464111124.21408
96212812.288N/AN/A216426464111135.21408
176.426411.2896N/AN/A116426464111124.2704
SubmitDocumentationFeedbackClockControls25
Not Recommended for New Designs