Datasheet

2−1
2 Hardware Architecture
Figure 2−1 depicts the hardware architecture of the chip. The architecture consists of five major blocks:
Input serial audio port (SAP)
Output serial audio port (SAP)
DPLL and clock management
Controller
Digital audio processor (DAP)