Datasheet

Ch2.Ch. 1 Ch. 1Ch2. Ch2.Ch. 1 Ch. 1Ch2.
BLS
(output)
SY CN
(output)
CorU daat
(output)
Bit 0 Bit 1 Bit 2 Bit 4 ¼
Block Start
(Fr mea 0St rtsHea re)
PeakJitter(UI)
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
-110
-120
-130
-140
-150
20 100 1k
SinusoidalJitterFrequency(Hz)
10k 100k
THD+NRatio(dB)
5
2
1
500m
200m
100m
50m
20m
10m
5m
2m
1m
THD+N
OutputJitterAmplitude
InputJitterAmplitude
2
0
-2
-4
-6
-8
-10
-12
-14
-16
-18
-20
10
0
10
1
10
2
10
3
JitterFrequency(Hz)
10
4
10
5
10
6
JitterAttenuation(dB)
SRC4392
SBFS029D –DECEMBER 2005–REVISED DECEMBER 2012 www.ti.com
Figure 69. DIR Jitter Attenuation Characteristics
Figure 70. DIR Jitter Tolerance Plot
Figure 71. DIR Channel Status and User Data Serial Output Format Via the GPO Pins
32 Submit Documentation Feedback Copyright © 2005–2012, Texas Instruments Incorporated
Product Folder Links: SRC4392