Datasheet

www.ti.com

SRC4382

SBFS030C – JANUARY 2006 – REVISED SEPTEMBER 2007

READYM[1:0] SRC Ready Interrupt Mode

These bits are utilized to select the active trigger state for the READY interrupt.

READYM1 READYM0 Interrupt Active State

0 0 Rising Edge Active (Default)

0 1 Falling Edge Active

1 0 Level Active

1 1 Reserved

RATIOM[1:0] SRC Ratio Interrupt Mode

These bits are utilized to select the active trigger state for the RATIO interrupt.

RATIOM1 RATIOM0 Interrupt Active State

0 0 Rising Edge Active (Default)

0 1 Falling Edge Active

1 0 Level Active

1 1 Reserved

Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)

0 0 0 RXBTD RXCLK 0 RXMUX1 RXMUX0

RXMUX[1:0] Receiver Input Source Selection

These bits are used to select the output of the line receiver to be used as the input data source for the DIR core.

RXMUX1 RXMUX0 Input Selection

0 0 RX1 (Default)

0 1 RX2

1 0 RX3

1 1 RX4

RXCLK Receiver Reference Clock Source

This bit is used to select the reference clock source for PLL1 in the DIR core.

RXCLK Receiver Reference Clock

0 RXCKI (Default)

1 MCLK

RXBTD Receiver C and U Data Buffer Transfer Disable

This bit is used to enable and disable buffer transfers between the Receiver Access (RA) and User Access (UA) buffers for both channel

status (C) and user (U) data.

Buffer transfers are typically disabled to allow the customer to read C and U data from the DIR UA buffer via the SPI or I

C serial host

interface. Once read, the RA-to-UA buffer transfer can be re-enabled to allow the RA buffer to update the contents of the UA buffer in real

time.

RXBTD Receiver Access (RA) to User Access (UA) Buffer Transfers

0 Enabled (Default)

1 Disabled; the user may read C and U data from the DIR UA buffers.

Product Folder Link(s): SRC4382