Datasheet

www.ti.com
SRC4382
SBFS030C JANUARY 2006 REVISED SEPTEMBER 2007
Register 01: Power-Down and Reset
Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)
RESET 0 PDALL PDPA PDPB PDTX PDRX PDSRC
PDSRC Power-Down for the SRC Function Block
This bit is utilized to power-down the SRC and associated functions.
PDSRC SRC Power-Down Mode
0 Enabled (Default)
Disabled; the SRC function block will operate normally based upon the applicable control
1
register settings.
PDRX Power-Down for the Receiver Function Block
This bit is utilized to power-down the DIR and associated functions. All receiver outputs are forced low.
PDRX Receiver Power-Down Mode
0 Enabled (Default)
Disabled; the Receiver function block will operate normally based upon the applicable
1
control register settings.
PDTX Power-Down for the Transmitter Function Block
This bit is utilized to power-down the DIT and associated functions. All transmitter outputs are forced low.
PDTX Transmitter Power-Down Mode
0 Enabled (Default)
Disabled; the Transmitter function block will operate normally based upon the applicable
1
control register settings.
PDPB Power-Down for Serial Port B
This bit is utilized to power-down the audio serial I/O Port B. All port outputs are forced low.
PDPB Port B Power-Down Mode
0 Enabled (Default)
1 Disabled; Port B will operate normally based upon the applicable control register settings.
PDPA Power-Down for Serial Port A
This bit is utilized to power-down the audio serial I/O Port A. All port outputs are forced low.
PDPA Port A Power-Down Mode
0 Enabled (Default)
1 Disabled; Port A will operate normally based upon the applicable control register settings.
PDALL Power-Down for All Functions
This bit is utilized to power-down all function blocks except the host interface port and the control and status registers.
PDALL All Function Power-Down Mode
0 Enabled (Default)
Disabled; all function blocks will operate normally based upon the applicable control register
1
settings.
RESET Software Reset
This bit is used to force a reset initialization sequence, and is equivalent to forcing an external reset via the RST input (pin 24).
RESET Reset Function
0 Disabled (Default)
1 Enabled; all control registers will be reset to the default state.
Copyright © 2006 2007, Texas Instruments Incorporated Submit Documentation Feedback 51
Product Folder Link(s): SRC4382