Datasheet
www.ti.com
SRC4382
SBFS030C – JANUARY 2006 – REVISED SEPTEMBER 2007
PIN DESCRIPTIONS (continued)
NAME PIN NUMBER I/O DESCRIPTION
INT 23 Output Interrupt Flag (open-drain, active Low)
RST 24 Input Reset (active Low)
MCLK 25 Input Master Clock
GPO1 26 Output General-Purpose Output 1
GPO2 27 Output General-Purpose Output 2
GPO3 28 Output General-Purpose Output 3
GPO4 29 Output General-Purpose Output 4
DGND2 30 Ground DIR Line Receiver Bias and DIT Line Driver Digital Ground
TX – 31 Output DIT Line Driver Inverting Output
TX+ 32 Output DIT Line Driver Noninverting Output
VDD33 33 Power DIR Line Receiver Bias and DIT Line Driver Supply, +3.3V Nominal
AESOUT 34 Output DIT Buffered AES3-Encoded Data
BLS 35 I/O DIT Block Start Clock
SYNC 36 Output DIT internal Sync Clock
BCKA 37 I/O Audio Serial Port A Bit Clock
LRCKA 38 I/O Audio Serial Port A Left/Right Clock
SDINA 39 Input Audio Serial Port A Data Input
SDOUTA 40 Output Audio Serial Port A Data Output
NC 41 — No Internal Signal Connection, Internally Bonded to ESD Pad
VIO 42 Power Logic I/O Supply, +1.65V to +3.6V
DGND3 43 Ground Logic I/O Ground
BGND 44 Ground Substrate Ground, Connect to AGND (pin 10)
SDOUTB 45 Output Audio Serial Port B Data Output
SDINB 46 Input Audio Serial Port B Data Input
LRCKB 47 I/O Audio Serial Port B Left/Right Clock
BCKB 48 I/O Audio Serial Port B Bit Clock
Copyright © 2006 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): SRC4382