Datasheet

SRC4192, SRC4193

SBFS022B

www.ti.com

Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB)

PDN TRACK 0 MUTE BYPAS MODE2 MODE1 MODE0

CONTROL REGISTER

DEFINITIONS (SRC4193 ONLY)

This section contains detailed descriptions for each control register. Reset defaults are also defined for each register bit.

MODE[2:0] Audio Serial Port Mode

MODE2 MODE1 MODE0 Audio Serial Port Mode

0 0 0 Both Serial Ports are in Slave Mode (Default)

0 0 1 Output Serial Port is Master with RCKI = 128fs

0 1 0 Output Serial Port is Master with RCKI = 512fs

0 1 1 Output Serial Port is Master with RCKI = 256fs

1 0 0 Both Serial Ports are in Slave Mode

1 0 1 Input Serial Port is Master with RCKI = 128fs

1 1 0 Input Serial Port is Master with RCKI = 512fs

1 1 1 Input Serial Port is Master with RCKI = 256fs

BYPAS Bypass Mode

This bit is logically OR’d with the BYPAS input (pin 9)

BYPAS Function

0 Bypass Mode Disabled with normal ASRC operation. (Default)

1 Bypass Mode Enabled with data routed directly from the input port to the output port,

bypassing the ARSC function.

MUTE Output Soft Mute

This bit is logically OR’d with the MUTE input (pin 14)

MUTE Output Mute Function

0 Soft Mute Disabled (Default)

1 Soft Mute Enabled with data attenuated to all 0’s

TRACK Digital Attenuation Tracking

TRACK Attenuation Tracking

0 Tracking Off: Attenuation for the Left and Right channels is controlled independently. (Default)

1 Tracking On: Left channel attenuation setting is used for both channels.

PDN

Power Down

Setting this bit to 0 will set the SRC4193 to the power-down state. All other register settings are preserved and

the SPI port remains active. (Default)

Setting this bit to 1 will power up the SRC4193 using the current register settings.