Datasheet

Rx
Tx
Rx
Tx
LVCP600S
~ 40 " ( 1 m )
S
S
S
S
< 6 "
Mid Plane/Back Plane
SATA/SAS Host
SATA/SAS Device
LVCP600S
3.3 V
10 nF
10 nF
10 nF
10 nF
10 nF
10 nF
10 nF
1
4
9
1
1
2
3
4
8
7
6
5
1
3.3 V
LVCP600S
LVCP600S
1 Fm
0.1 Fm
0.01 Fm
2
3
1 Fm
0.1 Fm
0.01 Fm
9
10
10
5
8
7
6
SATA/SAS Host
SAS Sink
SN75LVCP600S
SLLSE81 MARCH 2011
www.ti.com
Table 2. EQ and DE Settings
CONTROL PINS
Level
EQ (typ) DE (typ)
SQ_TH (see V
OOB
spec) MODE
dB at 6Gbps dB at 6Gbps
0 (default) 7 0 Full Level (normal) SATA
Reduced Level (long
1 14 1.3 SAS
channel)
Trace lengths are suggested values based on TI spice simulations (done over programmable limits of input EQ) to
meet SATA/SAS loss and jitter spec.
Actual trace length supported by the LVCP600S may be more or less than suggested values and will depend on
board layout, trace widths and number of connectors used in the high speed signal path. See eye diagrams at end of
datasheet for more placement guidance.
Figure 3. Trace Length Example
A. Place supply capacitors close to device pin
B. EQ selection is set at 7db, device is set in SAS mode, DE and SQ_TH at default settings
C. Actual EQ settings depend on device placement relative to host and SATA/SAS device
Figure 4. Typical Device Implementation
OPERATION DESCRIPTION
INPUT EQUALIZATION
The SN75LVCP600S supports programmable equalization in its front stage; the equalization settings are shown
in Table 2. The input equalizer is designed to recover a signal even when no eye is present at the receiver and
will affectively support FR4 trace at the input anywhere from 4" to 40" at SATA 6G speed. In SAS mode, the
device meets compliance point IR in a TXRX connection.
4 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): SN75LVCP600S