Datasheet

www.ti.com
1OE
1CLK
1D1
To Seven Other Channels
1Q1
C1
1D
A3
A4
A5
A2
2OE
2CLK
2D1
To Seven Other Channels
2Q1
C1
1D
H3
H4
E5
E2
3OE
3CLK
3D1
To Seven Other Channels
3Q1
C1
1D
J3
J4
J5
J2
4OE
4CLK
4D1
To Seven Other Channels
4Q1
C1
1D
T3
T4
N5
N2
Absolute Maximum Ratings
(1)
SN74LVTH32374
3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS
SCBS752D – SEPTEMBER 2000 – REVISED AUGUST 2007
LOGIC DIAGRAM (POSITIVE LOGIC)
over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
V
CC
Supply voltage range – 0.5 4.6 V
V
I
Input voltage range
(2)
– 0.5 7 V
V
O
Voltage range applied to any output in the high-impedance or power-off state
(2)
– 0.5 7 V
V
O
Voltage range applied to any output int he high state
(2)
– 0.5 V
CC
+ 0.5 V
I
O
Current into any output in the low state 128 mA
I
O
Current into any output in the high state
(3)
64 mA
I
IK
Input clamp current V
I
< 0 – 50 mA
I
OK
Output clamp current V
O
< 0 – 50 mA
θ
JA
Package thermal impedance
(4)
GKE/ZKE package 40 ° C/W
T
stg
Storage temperature range – 65 150 ° C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(3) This current flows only when the output is in the high state and V
O
> V
CC
.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.
Copyright © 2000 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): SN74LVTH32374