Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Receiver, transceiver PBGA 96 (13.6x5.6)



  

  

SCES428B − FEBRUARY 2003 − REVISED SEPTEMBER 2003

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Member of the Texas Instruments

Widebus+ Family

D Operates From 1.65 V to 3.6 V

D Inputs Accept Voltages to 5.5 V

D Max t

of 4.8 ns at 3.3 V

D Input and Output Ports Have Equivalent

26-Ω Series Resistors, So No External

Resistors Are Required

D Typical V

OLP

(Output Ground Bounce)

<0.8 V at V

= 3.3 V, T

= 25°C

D Typical V

OHV

(Output V

Undershoot)

>2 V at V

= 3.3 V, T

= 25°C

D I

off

Supports Partial-Power-Down Mode

Operation

D Supports Mixed-Mode Signal Operation on

All Ports (5-V Input/Output Voltage With

3.3-V V

)

D Other Products to Consider:

SN74LVC32245, SN74LVCH32245A

D Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

D ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

description/ordering information

This 32-bit (quad-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V

operation.

The SN74LVC32245A is designed for asynchronous communication between data buses. The control-function

implementation minimizes external timing requirements.

This device can be used as four 8-bit transceivers, two 16-bit transceivers, or one 32-bit transceiver. It allows

data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at

the direction-control (DIR) input. The output-enable (OE

) input can be used to disable the device so that the

buses are effectively isolated.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators

in a mixed 3.3-V/5-V system environment.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot

and undershoot.

This device is fully specified for partial-power-down applications using I

off

. The I

off

circuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE

should be tied to V

through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

−40°C to 85°C

LFBGA − GKE

Tape and reel

SN74LVCR32245AGKER

ND245A

−40°C to 85°C

LFBGA − ZKE (Pb-free)

Tape and reel

SN74LVCR32245AZKER

ND245A

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.

   ! "#$ !  %#&'" ($)

(#"! "  !%$""! %$ *$ $!  $+! !#$!

!(( ,-) (#" %"$!!. ($!  $"$!!'- "'#($

$!.  '' %$$!)

Summary of content (12 pages)

PAGE 1
SCES428B − FEBRUARY 2003 − REVISED SEPTEMBER 2003 D Member of the Texas Instruments D D D D D D D Ioff Supports Partial-Power-Down Mode Widebus+ Family Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max tpd of 4.8 ns at 3.3 V Input and Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.
PAGE 2
SCES428B − FEBRUARY 2003 − REVISED SEPTEMBER 2003 GKE OR ZKE PACKAGE (TOP VIEW) 1 2 3 4 5 6 terminal assignments 1 2 3 4 5 6 A A 1B2 1B1 1DIR 1OE 1A1 1A2 B B 1B4 1B3 GND GND 1A3 1A4 C C 1B6 1B5 1A6 D 1B8 1B7 VCC GND 1A5 D VCC GND 1A7 1A8 E 2B2 2B1 GND GND 2A1 2A2 E F G H J K L M F 2B4 2B3 2B5 VCC GND 2A4 2B6 VCC GND 2A3 G 2A5 2A6 H 2B7 2B8 2DIR 2OE 2A8 2A7 J 3B2 3B1 3DIR 3OE 3A1 3A2
PAGE 3
SCES428B − FEBRUARY 2003 − REVISED SEPTEMBER 2003 logic diagram (positive logic) 1DIR A3 2DIR A4 1A1 H4 1OE A5 2A1 A2 H3 E5 E2 1B1 To Seven Other Channels 3DIR 2B1 To Seven Other Channels J3 4DIR J4 3A1 2OE T4 3OE J5 4A1 J2 T3 4OE N5 N2 3B1 To Seven Other Channels 4B1 To Seven Other Channels absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . .
PAGE 4
SCES428B − FEBRUARY 2003 − REVISED SEPTEMBER 2003 recommended operating conditions (see Note 4) Operating VCC VIH Supply voltage Data retention only VCC = 1.65 V to 1.95 V VCC = 2.3 V to 2.7 V High-level input voltage VCC = 2.7 V to 3.6 V VCC = 1.65 V to 1.95 V VIL Input voltage VO Output voltage IOH High-level output current IOL Low-level output current ∆t/∆v Input transition rise or fall rate MAX 1.65 3.6 UNIT V 1.5 0.65 × VCC 1.
PAGE 5
SCES428B − FEBRUARY 2003 − REVISED SEPTEMBER 2003 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS IOH = −100 µA IOH = −2 mA MIN 1.65 V to 3.6 V 1.65 V VCC−0.2 1.2 2.3 V 1.7 2.7 V 2 3V 2.4 3V 2 IOH = −4 mA VOH IOH = −8 mA IOH = −12 mA IOL = 100 µA VOL II Ioff Control inputs IOZ‡ ICC ∆ICC Ci Control inputs Cio A or B ports TYP† VCC MAX UNIT V 1.
PAGE 6
SCES428B − FEBRUARY 2003 − REVISED SEPTEMBER 2003 PARAMETER MEASUREMENT INFORMATION RL From Output Under Test CL (see Note A) VLOAD Open S1 GND RL TEST S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open VLOAD GND LOAD CIRCUIT INPUTS VCC 1.8 V ± 0.15 V 2.5 V ± 0.2 V 2.7 V 3.3 V ± 0.3 V VI tr/tf VCC VCC 2.7 V 2.7 V ≤2 ns ≤2 ns ≤2.5 ns ≤2.5 ns VM VLOAD CL RL V∆ VCC/2 VCC/2 1.5 V 1.
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE MATERIALS INFORMATION www.ti.com 27-Jun-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74LVCR32245AGKER LFBGA GKE 96 1000 330.0 24.4 5.7 13.7 2.0 8.0 24.0 Q1 SN74LVCR32245AZKER ZKE 96 1000 330.0 24.4 5.7 13.7 2.0 8.0 24.
PAGE 9
PACKAGE MATERIALS INFORMATION www.ti.com 27-Jun-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LVCR32245AGKER LFBGA GKE 96 1000 336.6 336.6 41.3 SN74LVCR32245AZKER LFBGA ZKE 96 1000 336.6 336.6 41.
PAGE 10
PAGE 11
PAGE 12
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.