Datasheet

3
1
6
In2
In1
In0
4
Y
SN74LVC1G98-Q1
SCES562C – MARCH 2004 – REVISED APRIL 2008 ........................................................................................................................................................ www.ti.com
FUNCTION TABLE
INPUTS
OUTPUT
Y
In2 In1 In0
L L L H
L L H H
L H L L
L H H L
H L L H
H L H L
H H L H
H H H L
LOGIC DIAGRAM (POSITIVE LOGIC)
FUNCTION SELECTION TABLE
LOGIC FUNCTION FIGURE NO.
2-to-1 data selector with inverted output 1
2-input NAND gate 2
2-input NOR gate with one inverted input 3
2-input AND gate with one inverted input 3
2-input NAND gate with one inverted input 4
2-input OR gate with one inverted input 4
2-input NOR gate 5
Noninverted buffer 6
Inverter 7
2 Submit Documentation Feedback Copyright © 2004 – 2008, Texas Instruments Incorporated
Product Folder Link(s): SN74LVC1G98-Q1