Datasheet

3
1
6
In2
In1
In0
4
Y
SN74LVC1G97
SCES416K –DECEMBER 2002–REVISED OCTOBER 2011 www.ti.com
FUNCTION TABLE
INPUTS OUTPUT
In2 In1 In0 Y
L L L L
L L H L
L H L H
L H H H
H L L L
H L H H
H H L L
H H H H
LOGIC DIAGRAM (POSITIVE LOGIC)
FUNCTION SELECTION TABLE
LOGIC FUNCTION FIGURE NO.
2-to-1 data selector Figure 1
2-input AND gate Figure 2
2-input OR gate with one inverted input Figure 3
2-input NAND gate with one inverted input Figure 3
2-input AND gate with one inverted input Figure 4
2-input NOR gate with one inverted input Figure 4
2-input OR gate Figure 5
Inverter Figure 6
Noninverted buffer Figure 7
2 Submit Documentation Feedback Copyright © 2002–2011, Texas Instruments Incorporated
Product Folder Links: SN74LVC1G97