A
B
CLR
Q
t
w
t
w
t
w
+ t
rr
t
rr
R
ext
/C
ext
SN74LVC1G123
www.ti.com
SCES586C –JULY 2004–REVISED OCTOBER 2013
Figure 2. REQUIRED TIMING CIRCUIT
Figure 3. INPUT/OUTPUT TIMING DIAGRAM
Copyright © 2004–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: SN74LVC1G123
