Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Shift register 74 HC 165 Shift register Differential PDIP 16

SN54HC165, SN74HC165

8-BIT PARALLEL-LOAD SHIFT REGISTERS

SCLS116F − DECEMBER 1982 − REVISED DECEMBER 2010

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Wide Operating Voltage Range of 2 V to 6 V

D Outputs Can Drive Up To 10 LSTTL Loads

D Low Power Consumption, 80-μA Max I

D Typical t

= 13 ns

D ±4-mA Output Drive at 5 V

D Low Input Current of 1 μA Max

D Complementary Outputs

D Direct Overriding Load (Data) Inputs

D Gated Clock Inputs

D Parallel-to-Serial Data Conversion

SN54HC165 ...J OR W PACKAGE

SN74HC165 . . . D, DB, N, NS, OR PW PACKAGE

(TOP VIEW)

3 2 1 20 19

910111213

SN54HC165 . . . FK PACKAGE

(TOP VIEW)

CLK

SH/LD

SER

CLK INH

GND

SH/LD

CLK

GND

CLK INH

SER

NC − No internal connection

description/ordering information

The ’HC165 devices are 8-bit parallel-load shift registers that, when clocked, shift the data toward a serial (Q

)

output. Parallel-in access to each stage is provided by eight individual direct data (A−H) inputs that are enabled

by a low level at the shift/load (SH/LD) input. The ’HC165 devices also feature a clock-inhibit (CLK INH) function

and a complementary serial (Q

) output.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

PDIP − N Tube of 25 SN74HC165N SN74HC165N

Tube of 40 SN74HC165D

SOIC − D

Reel of 2500 SN74HC165DRG3

HC165

SOIC D

Reel of 250 SN74HC165DT

HC165

−40°C to 85°C

SOP − NS Reel of 2000 SN74HC165NSR HC165

40 C to 85 C

SSOP − DB Reel of 2000 SN74HC165DBR HC165

Tube of 90 SN74HC165PW

TSSOP − PW

Reel of 2000 SN74HC165PWR

HC165

TSSOP PW

Reel of 250 SN74HC165PWT

HC165

CDIP − J Tube of 25 SNJ54HC165J SNJ54HC165J

−55°C to 125°C

CFP − W Tube of 150 SNJ54HC165W SNJ54HC165W

55 C to 125 C

LCCC − FK Tube of 55 SNJ54HC165FK SNJ54HC165FK

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are

available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

On products compliant to MIL-PRF-38535, all parameters are tested

unless otherwise noted. On all other products, production

processing does not necessarily include testing of all parameters.

Summary of content (25 pages)

PAGE 1
SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS SCLS116F − DECEMBER 1982 − REVISED DECEMBER 2010 D D D D D Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-μA Max ICC Typical tpd = 13 ns ±4-mA Output Drive at 5 V D D D D D Low Input Current of 1 μA Max Complementary Outputs Direct Overriding Load (Data) Inputs Gated Clock Inputs Parallel-to-Serial Data Conversion SN54HC165 . . .
PAGE 2
SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS SCLS116F − DECEMBER 1982 − REVISED DECEMBER 2010 description/ordering information (continued) Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high.
PAGE 3
SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS SCLS116F − DECEMBER 1982 − REVISED DECEMBER 2010 typical shift, load, and inhibit sequence CLK CLK INH SER L SH/LD Data Inputs A H B L C H D L E H F L G H H H QH H H L H L H L H QH L L H L H L H L Inhibit Serial Shift Load POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3
PAGE 4
SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS SCLS116F − DECEMBER 1982 − REVISED DECEMBER 2010 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 7 V Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 5
SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS SCLS116F − DECEMBER 1982 − REVISED DECEMBER 2010 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS IOH = −20 20 μA VOH VI = VIH or VIL IOH = −4 mA IOH = −5.2 mA IOL = 20 μA VOL VI = VIH or VIL IOL = 4 mA IOL = 5.2 mA II VI = VCC or 0 ICC VI = VCC or 0, Ci IO = 0 VCC TA = 25°C MIN TYP SN54HC165 MAX MIN MAX SN74HC165 MIN 2V 1.9 1.998 1.9 1.9 4.
PAGE 6
SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS SCLS116F − DECEMBER 1982 − REVISED DECEMBER 2010 timing requirements over recommended operating free-air temperature range (unless otherwise noted) VCC fclock Clock frequency SH/LD low tw Pulse duration CLK high or low SH/LD high before CLK↑ SER before CLK↑ tsu Setup time CLK INH low before CLK↑ CLK INH high before CLK↑ Data before SH/LD↓ SER data after CLK↑ th Hold time PAR data after SH/LD↓ / 6 POST OFFICE BOX 655303 TA = 25°C MIN
PAGE 7
SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS SCLS116F − DECEMBER 1982 − REVISED DECEMBER 2010 switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) fmax SH/LD tpd CLK H tt QH or QH QH or QH QH or QH Anyy VCC TA = 25°C MIN TYP SN54HC165 MAX MIN MAX SN74HC165 MIN 2V 6 13 4.2 5 4.5 V 31 50 21 25 6V 36 62 25 29 MAX UNIT MHz 2V 80 150 225 190 4.
PAGE 8
SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS SCLS116F − DECEMBER 1982 − REVISED DECEMBER 2010 PARAMETER MEASUREMENT INFORMATION From Output Under Test High-Level Pulse Test Point 50% 50% VCC 0V tw CL = 50 pF (see Note A) VCC Low-Level Pulse 50% LOAD CIRCUIT 50% 0V VOLTAGE WAVEFORMS PULSE DURATIONS Input 50% VCC 50% 0V tPLH Reference Input In-Phase Output 0V tsu Data Input 50% 10% VCC 50% 90% tr 90% 50% 10% 0 V 90% 90% tr th VCC 50% 10% tPHL tPHL Out-of-Phase O
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.
PAGE 11
PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 24-Jan-2013 Status (1) SNJ54HC165W Package Type Package Pins Package Qty Drawing ACTIVE CFP W 16 1 Eco Plan Lead/Ball Finish (2) TBD MSL Peak Temp Op Temp (°C) Top-Side Markings (3) A42 N / A for Pkg Type (4) -55 to 125 8409501FA SNJ54HC165W (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs.
PAGE 12
PACKAGE OPTION ADDENDUM www.ti.
PAGE 13
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74HC165DBR SSOP DB 16 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1 SN74HC165DR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 SN74HC165DR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.
PAGE 14
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74HC165DBR SSOP DB 16 2000 367.0 367.0 38.0 SN74HC165DR SOIC D 16 2500 367.0 367.0 38.0 SN74HC165DR SOIC D 16 2500 333.2 345.9 28.6 SN74HC165DRG4 SOIC D 16 2500 333.2 345.9 28.6 SN74HC165DRG4 SOIC D 16 2500 367.0 367.0 38.0 SN74HC165NSR SO NS 16 2000 367.0 367.0 38.
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
PAGE 24
MECHANICAL DATA MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001 DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE 28 PINS SHOWN 0,38 0,22 0,65 28 0,15 M 15 0,25 0,09 8,20 7,40 5,60 5,00 Gage Plane 1 14 0,25 A 0°–ā8° 0,95 0,55 Seating Plane 2,00 MAX 0,10 0,05 MIN PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 DIM 4040065 /E 12/01 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 25
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.