Datasheet

 
   
SCLS298D − JANUARY 1996 − REVISED − OCTOBER 2003
13
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
n-bit synchronous counters (continued)
timing requirements over recommended operating free-air temperature range (unless otherwise
noted)
V
CC
T
A
= 25°C SN54HC163 SN74HC163
UNIT
V
CC
MIN MAX MIN MAX MIN MAX
UNIT
2 V 3.6 2.5 2.9
f
clock
Clock frequency
4.5 V
18 12 14
MHz
f
clock
Clock frequency
6 V 21 14 17
MHz
2 V 140 200 170
t
w
Pulse duration, CLK high or low
4.5 V
28 40 36
ns
t
w
Pulse duration, CLK high or low
6 V 24 36 30
ns
switching characteristics over recommended operating free-air temperature range, C
L
= 50 pF
(unless otherwise noted) (see Note 4)
PARAMETER
FROM
TO
V
CC
T
A
= 25°C SN54HC163 SN74HC163
UNIT
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
V
CC
MIN MAX MIN MAX MIN MAX
UNIT
2 V 3.6 2.5 2.9
f
max
4.5 V 18 12 14
MHz
f
max
6 V 21 14 17
MHz
NOTE 4: These limits apply only to applications that use more than two ’HC163 devices cascaded together.
If the ’HC163 devices are used as a single unit, or only two cascaded together, then the maximum clock
frequency that the devices can use is not limited because of the glitch. In these situations, the devices can be
operated at the maximum specifications.
A glitch can appear on RCO of a single ’HC163 device, depending on the relationship of ENT to CLK. Any
application that uses RCO to drive any input, except an ENT of another cascaded ’HC163 device, must take
this into consideration.