Datasheet
www.ti.com
DESCRIPTION/ORDERING INFORMATION (CONTINUED)
<BR/>
SN74GTLPH306
8-BIT LVTTL-TO-GTLP BUS TRANSCEIVER
SCES284E – OCTOBER 1999 – REVISED APRIL 2005
This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated
backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal
integrity, which allows adequate noise margin to be maintained at higher frequencies.
Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or
pulldown resistors with the bus-hold circuitry is not recommended.
When V
CC
is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 1.5 V, the output-enable ( OE) input should be tied to V
CC
through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the
driver.
ORDERING INFORMATION
T
A
PACKAGE
(1)
ORDERABLE PART NUMBER TOP-SIDE MARKING
Tube SN74GTLPH306DW
SOIC – DW GTLPH306
Tape and reel SN74GTLPH306DWR
–40°C to 85°C
TSSOP – PW Tape and reel SN74GTLPH306PWR GH306
TVSOP – DGV Tape and reel SN74GTLPH306DGVR GH306
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
FUNCTIONAL DESCRIPTION
The SN74GTLPH306 is an 8-bit bus transceiver and is designed for asynchronous communication between data
buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the
logic level at the direction-control (DIR) input. OE can be used to disable the device so the buses are effectively
isolated. Data polarity is noninverting.
For A-to-B data flow, when OE is low and DIR is high, the B outputs take on the logic value of the A inputs.
When OE is high, the outputs are in the high-impedance state.
The data flow for B to A is similar to A to B, except OE and DIR are low.
FUNCTION TABLE
INPUTS
OUTPUT MODE
OE DIR
H X Z Isolation
L L B data to A port
True transparent
L H A data to B port
2