Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Flip-Flop Standard Three-state, Non-inverting DIP 20

SN74F574

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP

WITH 3-STATE OUTPUTS

SDFS005A – D3034, SEPTEMBER 1987 – REVISED OCTOBER 1993

2–1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

• Eight D-Type Flip-Flops in a Single

Package

• 3-State Bus-Driving True Outputs

• Full Parallel Access for Loading

• Buffered Control Inputs

• Package Options Include Plastic

Small-Outline Packages and Standard

Plastic 300-mil DIPs

description

This 8-bit flip-flop features 3-state outputs

designed specifically for driving highly capacitive

or relatively low-impedance loads. It is particularly

suitable for implementing buffer registers, I/O

ports, bidirectional bus drivers, and working

registers.

The eight flip-flops of the SN74F574 are edge-triggered D-type flip-flops. On the positive transition of the clock

(CLK) input, the Q outputs will be set to the logic levels that were set up at the data (D) inputs.

A buffered output enable (OE

) input can be used to place the eight outputs in either a normal logic state (high

or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive

the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus

lines without need for interface or pullup components.

The output enable (OE

) does not affect the internal operations of the flip-flops. Old data can be retained or new

data can be entered while the outputs are in the high-impedance state.

The SN74F574 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

(each flip-flop)

INPUTS

OUTPUT

OE CLK D

L ↑ H H

L ↑ LL

LLX Q

HXX Z

GND

CLK

DW OR N PACKAGE

(TOP VIEW)

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Summary of content (13 pages)

PAGE 1
SN74F574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SDFS005A – D3034, SEPTEMBER 1987 – REVISED OCTOBER 1993 • • • • • DW OR N PACKAGE (TOP VIEW) Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving True Outputs Full Parallel Access for Loading Buffered Control Inputs Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs OE 1D 2D 3D 4D 5D 6D 7D 8D GND description This 8-bit flip-flop features 3-state outputs designed specifically for driving
PAGE 2
SN74F574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SDFS005A – D3034, SEPTEMBER 1987 – REVISED OCTOBER 1993 logic symbol† OE CLK 1D 2D 3D 4D 5D 6D 7D 8D 1 11 2 logic diagram (positive logic) EN OE C1 19 1D 3 18 4 17 5 16 6 15 7 14 8 13 9 12 CLK 1 11 1Q C1 2Q 3Q 1D 2 19 1Q 1D 4Q 5Q 6Q 7Q To Seven Other Channels 8Q † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
PAGE 3
SN74F574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SDFS005A – D3034, SEPTEMBER 1987 – REVISED OCTOBER 1993 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VIK VCC = 4.5 V, II = – 18 mA IOH = – 1 mA VCC = 4 4.5 5V VOH IOH = – 3 mA IOH = – 1 mA to – 3 mA VCC = 4.75 V, VCC = 4.5 V, VOL IOZH 3.4 2.4 3.3 MAX UNIT – 1.2 V V 2.7 0.35 VI = 2.7 V VI = 0.5 V VCC = 5.5 V, VCC = 5.5 V, IOS‡ ICCZ 2.
PAGE 4
SN74F574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SDFS005A – D3034, SEPTEMBER 1987 – REVISED OCTOBER 1993 2–4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PAGE 5
PACKAGE OPTION ADDENDUM www.ti.
PAGE 6
PACKAGE OPTION ADDENDUM www.ti.com 18-Sep-2008 to Customer on an annual basis.
PAGE 7
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant SN74F574DWR SOIC DW 20 2000 330.0 24.4 10.8 13.0 2.7 12.0 24.0 Q1 SN74F574NSR SO NS 20 2000 330.0 24.4 8.2 13.0 2.5 12.0 24.
PAGE 8
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74F574DWR SOIC DW 20 2000 367.0 367.0 45.0 SN74F574NSR SO NS 20 2000 367.0 367.0 45.
PAGE 9
PAGE 10
PAGE 11
PAGE 12
PAGE 13
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.