Datasheet

−0.5
0
0.5
1
1.5
2
2.5
3
3.5
0 5
10 15 20
25
30
35 40 45
Time − ns
Voltage − V
†
AUP1G08 data at C
L
= 15 pF
Switching Characteristics
at 25 MHz
†
OutputInput
AUP
LVC
AUP
AUP
LVC
Static-Power Consumption
(µA)
Dynamic-Power Consumption
(pF)
†
Single, dual, and triple gates
3.3-V
Logic
†
3.3-V
Logic
†
0%
20%
40%
60%
80%
100%
0%
20%
40%
60%
80%
100%
SN74AUP1T98
SCES614I –OCTOBER 2004–REVISED MAY 2013 www.ti.com
The SN74AUP1T98 is designed with optimized current-drive capability of 4 mA to reduce line reflections,
overshoot, and undershoot caused by high-drive outputs.
NanoStar package technology is a major breakthrough in IC packaging concepts, using the die as the package.
ORDERING INFORMATION
For package and ordering information, see the Package Option Addendum at the end of this document.
FUNCTION SELECTION TABLE
LOGIC FUNCTION FIGURE NO.
2-to-1 data selector 5
2-input NAND gate 6
2-input NOR gate with one inverted input 7
2-input NAND gate with one inverted input 7
2-input NAND gate with one inverted input 8
2-input NOR gate with one inverted input 8
2-input NOR gate 9
Inverter 10
Noninverted buffer 11
Figure 1. AUP – The Lowest-Power Family Figure 2. Excellent Signal Integrity
2 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: SN74AUP1T98