Datasheet

3
1
6
C
B
A
4
Y
1
2
3
6
5
4
B
Y
C
V
CC
B
A
C
Y
A
GND
1
2
3
6
5
4
A
Y
C
V
CC
C
Y
A
GND
SN74AUP1G97
www.ti.com SCES505J –NOVEMBER 2003–REVISED MAY 2010
LOGIC DIAGRAM (POSITIVE LOGIC)
FUNCTION SELECTION TABLE
LOGIC FUNCTION FIGURE NO.
2-to-1 data selector 3
2-input AND gate 4
2-input OR gate with one inverted input 5
2-input NAND gate with one inverted input 5
2-input AND gate with one inverted input 6
2-input NOR gate with one inverted input 6
2-input OR gate 7
Inverter 8
Noninverted buffer 9
LOGIC CONFIGURATIONS
Figure 3. 2-to-1 Data Selector
When C is L, Y = B; When C is H, Y = A
Figure 4. 2-Input AND Gate
Copyright © 2003–2010, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): SN74AUP1G97