Datasheet
-0.5
0
0.5
1
1.5
2
2.5
3
3.5
0 5
10 15
20
25
30
35 40 45
Time(ns)
Voltage(V)
†
AUP1G04dataatC =15pF.
L
Output
Input
SwitchingCharacteristics
at25MHz
†
AUP
LVC
AUP
AUP
LVC
Static-PowerConsumption
( A)m
Dynamic-PowerConsumption
(pF)
Single,dual,andtriplegates.
†
3.3-V
Logic
†
3.3-V
Logic
†
0%
20%
40%
60%
80%
100%
0%
20%
40%
60%
80%
100%
SN74AUP1G04
SCES571J –JUNE 2004–REVISED MAY 2012
www.ti.com
Figure 1. AUP – The Lowest-Power Family Figure 2. Excellent Signal Integrity
This single inverter gate performs the Boolean function Y = A.
NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION
(1)
ORDERABLE PART TOP-SIDE
T
A
PACKAGE
(2)
NUMBER MARKING
(3)
NanoStar™ – WCSP (DSBGA)
Reel of 3000 SN74AUP1G04YFPR _ _ _ H C _
0.23-mm large bump – YFP
QFN – DRY Reel of 5000 SN74AUP1G04DRYR HC
QFN – DRY Reel of 5000 SN74AUP1G04DRY2
(4)
HC
–40°C to 85°C
uQFN – DSF Reel of 5000 SN74AUP1G04DSFR HC
SOT (SOT-23) – DBV Reel of 3000 SN74AUP1G04DBVR H04_
SOT (SC-70) – DCK Reel of 3000 SN74AUP1G04DCKR HC_
SOT (SOT-553) – DRL Reel of 4000 SN74AUP1G04DRLR HC_
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(3) DBV/DCK/DRL: The actual top-side marking has one additional character that designates the wafer fab/assembly site.
YFP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).
(4) Pin 1 orientation at quadrant 3 in Tape.
FUNCTION TABLE
INPUT INPUT
A B
H L
L H
2 Submit Documentation Feedback Copyright © 2004–2012, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP1G04