Datasheet




SDAS098B − OCTOBER 1984 − REVISED JANUARY 1995
2−4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251−1443
recommended operating conditions
SN54ALS996 SN74ALS996
UNIT
MIN NOM MAX MIN NOM MAX
UNIT
V
CC
Supply voltage 4.5 5 5.5 4.5 5 5.5 V
All inputs 2
V
IH
High-level input voltage
All inputs except OE
, RD 2
V
V
IH
High-level input voltage
OE, RD 2.2
V
V
IL
Low-level input voltage 0.8 0.8 V
I
OH
High-level output current
Q −1 −2.6
mA
I
OH
High-level output current
D
−0.4 −0.4
mA
Q
12 24
I
OL
Low-level output current
Q
48
†
mA
I
OL
Low-level output current
D 8 8
mA
f
clock
Clock frequency 0 35 0 35 MHZ
CLR low 10 10
t
w
Pulse duration
CLK low
14.5 14.5
ns
t
w
Pulse duration
CLK high 14.5 14.5
ns
Data before CLK↑ 15 15
t
su
Setup time
EN low before CLK↑ 10 10
ns
t
su
Setup time
CLK high before EN
↑
‡
15 15
ns
CLR high (inactive) before CLK↑ 10 10
Data after CLK↑ 1 0
t
h
Hold time
EN
low after CLK↑ 5 5
ns
t
h
Hold time
RD high after CLK↑
§
5 5
ns
T
A
Operating free-air temperature −55 125 0 70 °C
†
Applies only to the -1 version and only if V
CC
is maintained between 4.75 V and 5.25 V
‡
This setup time ensures that EN
will not false clock the data register.
§
This hold time ensures that there will be no conflict on the input data bus.