Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Gate and inverter NAND gate 74ALS PDIP 14

SN54ALS37A, SN74ALS37A

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS

SDAS195A – APRIL 1982 – REVISED DECEMBER 1994

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

• Package Options Include Plastic

Small-Outline (D) Packages, Ceramic Chip

Carriers (FK), and Standard Plastic (N) and

Ceramic (J) 300-mil DIPs

description

These devices contain four independent 2-input

positive-NAND buffers. They perform the Boolean

functions Y = A

• B or Y = A + B in positive logic.

The SN54ALS37A is characterized for operation

over the full military temperature range of –55°C

to 125°C. The SN74ALS37A is characterized for

operation from 0°C to 70°C.

FUNCTION TABLE

(each gate)

INPUTS

OUTPUT

A B

H H L

L XH

XLH

logic symbol

†

logic diagram (positive logic)

†

This symbol is in accordance with ANSI/IEEE Std 91-1984 and

IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

SN54ALS37A ...J PACKAGE

SN74ALS37A ...D OR N PACKAGE

(TOP VIEW)

GND

SN54ALS37A . . . FK PACKAGE

(TOP VIEW)

3212019

910111213

NC – No internal connection

GND

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Summary of content (10 pages)

PAGE 1
SN54ALS37A, SN74ALS37A QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS SDAS195A – APRIL 1982 – REVISED DECEMBER 1994 • SN54ALS37A . . . J PACKAGE SN74ALS37A . . . D OR N PACKAGE (TOP VIEW) Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs 1A 1B 1Y 2A 2B 2Y GND description These devices contain four independent 2-input positive-NAND buffers. They perform the Boolean functions Y = A • B or Y = A + B in positive logic.
PAGE 2
SN54ALS37A, SN74ALS37A QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS SDAS195A – APRIL 1982 – REVISED DECEMBER 1994 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 3
SN54ALS37A, SN74ALS37A QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS SDAS195A – APRIL 1982 – REVISED DECEMBER 1994 switching characteristics (see Figure 1) PARAMETER tPLH tPHL FROM (INPUT) A or B TO (OUTPUT) Y VCC = 4.5 V to 5.5 V, CL = 50 pF, RL = 500 Ω, TA = MIN to MAX† SN54ALS37A SN74ALS37A MIN MAX MIN MAX 2 17 2 8 2 9 2 7 UNIT ns † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
PAGE 4
SN54ALS37A, SN74ALS37A QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS SDAS195A – APRIL 1982 – REVISED DECEMBER 1994 PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES 7V RL = R1 = R2 VCC S1 RL R1 Test Point From Output Under Test CL (see Note A) From Output Under Test RL Test Point From Output Under Test CL (see Note A) CL (see Note A) LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS 3.
PAGE 5
PACKAGE OPTION ADDENDUM www.ti.
PAGE 6
PACKAGE OPTION ADDENDUM www.ti.
PAGE 7
PAGE 8
PAGE 9
PAGE 10
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.