Datasheet
SN54ABTH162260, SN74ABTH162260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES
WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS
SCBS240D – JUNE 1992 – REVISED MAY 1997
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (see Figure 1)
V
CC
= 5 V,
T
A
= 25°C
SN54ABTH162260 SN74ABTH162260
UNIT
MIN MAX MIN MAX MIN MAX
t
w
Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high 3.3 3.3 3.3 ns
t
su
Setup time, data before LE1B, LE2B, LEA1B, or LEA2B↓ 1.5 1.5 1.5 ns
t
h
Hold time, data after LE1B, LE2B, LEA1B, or LEA2B↓ 1 1 1 ns
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, C
L
= 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
V
CC
= 5 V,
T
A
= 25°C
SN54ABTH162260 SN74ABTH162260
UNIT
(INPUT)
(OUTPUT)
MIN TYP MAX MIN MAX MIN MAX
t
PLH
A
B
1.4 3.6 5.2 1.4 6.3 1.4 6.1
ns
t
PHL
A
B
2.7 4.8 6.4 2.7 7.4 2.7 7.1
ns
t
PLH
B
A
1.6 3.6 5.2 1.6 6.4 1.6 6
ns
t
PHL
B
A
1.7 3.8 5.5 1.7 6.5 1.7 6.2
ns
t
PLH
LE
A
1.8 3.9 5.3 1.8 6.6 1.8 6.3
ns
t
PHL
LE
A
2.3 4.1 5.4 2.3 6.1 2.3 5.8
ns
t
PLH
LE
B
1.6 3.7 5.4 1.6 6.4 1.6 6.1
ns
t
PHL
LE
B
2.8 4.9 6.4 2.8 7.5 2.8 7.1
ns
t
PLH
SEL (1B)
A
1.5 3.6 5 1.5 5.9 1.5 5.6
ns
t
PHL
SEL
(1B)
A
1.8 3.5 4.8 1.8 5.2 1.8 5
ns
t
PLH
SEL (2B)
A
1.2 3.6 5.1 1.2 6.5 1.2 6.3
ns
t
PHL
SEL
(2B)
A
1.7 4 5.5 1.7 6.5 1.7 6.2
ns
t
PZH
OE
A
1.1 3.5 5.2 1.1 6.5 1.1 6.3
ns
t
PZL
OE
A
2.1 4.2 5.7 2.1 6.6 2.1 6.5
ns
t
PZH
OE
B
1 3.4 4.9 1 6.4 1 6.3
ns
t
PZL
OE
B
2.9 5.5 6.8 2.9 8.3 2.9 8.2
ns
t
PHZ
OE
A
2.5 4.5 5.9 2.5 6.9 2.5 6.7
ns
t
PLZ
OE
A
1.8 3.4 4.8 1.8 5.6 1.8 5.2
ns
t
PHZ
OE
B
2.1 4.4 5.7 2.1 7.7 2.1 7.5
ns
t
PLZ
OE
B
1.7 3.9 5.4 1.7 6.3 1.7 6.2
ns
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.