Datasheet
www.ti.com
15
pF
t
pZL
t
pLZ
V
OL
V
OL
+0.5 V
V
O
R
L
499 Ω
_
+
V
TEST
B
A
RE
1.2 V
Inputs
V
CC
1 V
V
CC
V
CC
/2
0 V
V
CC
V
CC
/2
V
TEST
A
RE
R
0 V
1.4 V
A
t
pZH
t
pHZ
0 V
V
OH
-0.5 V
V
CC
V
CC
/2
0 V
V
OH
V
CC
/2
RE
V
O
R
Output
V
TEST
C
L
SN65MLVD201 , SN65MLVD203
SN65MLVD206 , SN65MLVD207
SLLS558C – DECEMBER 2002 – REVISED JANUARY 2007
A. All input pulses are supplied by a generator having the following characteristics: t
r
or t
f
≤ 1 ns, frequency = 500 kHz,
duty cycle = 50 5%.
B. R
L
is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
C. R
L
is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
D. C
L
is the instrumentation and fixture capacitance within 2 cm of the DUT and 20%.
Figure 11. Receiver Enable/Disable Time Test Circuit and Waveforms
Copyright © 2002 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): SN65MLVD201 SN65MLVD203 SN65MLVD206 SN65MLVD207