Datasheet

www.ti.com
RECEIVER SWITCHING CHARACTERISTICS
SN65MLVD201 , SN65MLVD203
SN65MLVD206 , SN65MLVD207
SLLS558C DECEMBER 2002 REVISED JANUARY 2007
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
t
pLH
Propagation delay time, low-to-high-level output 2 4 6 ns
t
pHL
Propagation delay time, high-to-low-level output 2 4 6 ns
t
r
Output signal rise time 1 2.3 ns
t
f
Output signal fall time C
L
= 15 pF, See Figure 10 1 2.3 ns
Type 1 100 300 ps
t
sk(p)
Pulse skew (|t
pHL
t
pLH
|)
Type 2 300 500 ps
t
sk(pp)
Part-to-part skew
(2)
1 ns
t
jit(per)
Period jitter, rms (1 standard deviation)
(3)
100 MHz clock input
(4)
4 7 ps
Type 1 300 700 ps
t
jit(pp)
Peak-to-peak jitter
(3) (5)
200 Mbps 2
15
1 PRBS input
(6)
Type 2 450 800 ps
t
pHZ
Disable time, high-level-to-high-impedance output 10 ns
t
pLZ
Disable time, low-level-to-high-impedance output 10 ns
See Figure 11
t
pZH
Enable time, high-impedance-to-high-level output 15 ns
t
pZL
Enable time, high-impedance-to-low-level output 15 ns
(1) All typical values are at 25 ° C and with a 3.3-V supply voltage.
(2) t
sk(pp)
is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both
devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
(3) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.
(4) V
ID
= 200 mV
pp
(LVD201, 203), V
ID
= 400 mV
pp
(LVD206, 207), V
cm
= 1 V, t
r
= t
f
= 0.5 ns (10% to 90%), measured over 30 k samples.
(5) Peak-to-peak jitter includes jitter due to pulse skew (t
sk(p)
).
(6) V
ID
= 200 mV
pp
(LVD201, 203), V
ID
= 400 mV
pp
(LVD206, 207), V
cm
= 1 V, t
r
= t
f
= 0.5 ns (10% to 90%), measured over 100 k samples.
6 Submit Documentation Feedback Copyright © 2002 2007, Texas Instruments Incorporated
Product Folder Link(s): SN65MLVD201 SN65MLVD203 SN65MLVD206 SN65MLVD207