Datasheet

Y = 8", 5milSL on
FR4
CH
X = 40", 4milSL on
FR4
AWG*
JitterMeasurement
A1
5 GbpsSignalGen.
K28.5 pattern, 800mVpp
2"
2"
Y = 23", 5milSL on
FR4
CH
X = 25", 4milSL on
FR4
AWG*
JitterMeasurement
A2
B
5 GbpsSignalGen.
K28.5 pattern, 800mVpp
2"
2"
1-bit 1 toNbits
1-bit
1 toNbits
Diff
VppTX
Diff
VppTX_DE
Vcm
t
DE
t
DE
-3.4dB
-6.2dB
-10.3dB
DEx = 1;
OSx = NC
DEx = 0;
OSx = NC
DEx/OSx = NC
SN65LVPE504
SLLSE46 –SEPTEMBER 2010 www.ti.com
Figure 8. Jitter Measurement Setup
Figure 9. Output De-Emphasis Levels
10 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): SN65LVPE504