Datasheet
www.ti.com
SWITCHING CHARACTERISTICS
PARAMETER MEASUREMENT INFORMATION
_
+
A
GC
EN
Q
V
BB
Z
Y
D.U.T.
GND
V
CC
2
4
5
1
3
6
7
8
9
I
CC
V
CC
I
I
I
IGC
I
IA
I
OY
I
OZ
I
BB
50
50
S1
_
+
V
CC
− 2 V
C
L
+
−
V
OC
+
−
V
O
+
−
V
BB
+
−
V
OZ
+
−
V
OY
V
I
_
+
V
IB
_
+
V
IA
SN65LVDS18, SN65LVP18
SN65LVDS19, SN65LVP19
SLLS624B – SEPTEMBER 2004 – REVISED NOVEMBER 2005
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
A to Q 340 460
t
PD
Propagation delay time, t
PLH
or t
PHL
See Figure 4 ps
D to Y or Z 460 630
t
SK(P)
Pulse skew, |t
PLH
- t
PHL
| 20
V
CC
= 3.3 V 80
t
SK(PP)
Part-to-part skew
(2)
ps
V
CC
= 2.5 V 130
LVDS, See Figure 4 140 250
t
r
20%-to-80% differential signal rise time ps
LVPECL, See Figure 4 190 300
LVDS, See Figure 4 140 250
t
f
20%-to-80% differential signal fall time ps
LVPECL, See Figure 4 210 300
t
jit(per)
RMS period jitter
(3)
2 4
2-GHz 50%-duty-cycle square-wave input,
ps
See Figure 5
t
jit(cc)
Peak cycle-to-cycle jitter
(4)
17 24
t
jit(ph)
Intrinsic phase jitter 1 GHz 0.12 ps
Propagation delay time,
t
PHZ
30
high-level-to-high-impedance output
Propagation delay time,
t
PLZ
30
low-level-to-high-impedance output
See Figure 6 ns
Propagation delay time,
t
PZH
30
high-impedance-to-high-level output
Propagation delay time,
t
PZL
30
high-impedance-to-low-level output
(1) Typical values are at room temperature and with a V
CC
of 3.3 V.
(2) Part-to-part skew is the magnitude of the difference in propagation delay times between any specified terminals of two devices when
both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
(3) Period jitter is the deviation in cycle time of a signal with respect to the ideal period over a random sample of 100,000 cycles.
(4) Cycle-to-cycle jitter is the variation in cycle time of a signal between adjacent cycles, over a random sample of 1,000 adjacent cycle
pairs.
(1) C
L
is the instrumentation and test fixture capacitance.
(2) S1 is open for the SN65LVDS18 and closed for the SN65LVP18.
Figure 1. Output Voltage Test Circuit and Voltage and Current Definitions for LVDS/LVP18
4