Datasheet

CLKIN
t
7
t
0
t
6
t
5
t
4
t
3
t
2
t
1
CLKOUT
Yn
V
OD(H)
V
OD(L)
0.00 V
t
d0
– t
d6
≈ 0.5 V
1.4 V
t
d7
CLKIN
≈ 2.5 V
CLKOUT
or
Yn
Reference VCO
Device
Under
Test
Modulation
∑
+
+
V(t) = A sin (2 π f
(mod)
t)
HP8656B
Signal Generator
0.1 MHz – 990 MHz
HP8665A
Synthesized Signal
Generator
0.1 MHz – 4200 MHz
RF Output Modulation Input
Device Under Test DTS2070C
Digital Time Scope
OUTPUT CLKIN CLKOUT Input
SN65LVDS93
SLLS302G – MAY 1998 – REVISED MAY 2009 ................................................................................................................................................................. www.ti.com
PARAMETER MEASUREMENT INFORMATION (continued)
Figure 5. Timing Definitions
Figure 6. Output Clock Jitter Test Setup
8 Submit Documentation Feedback Copyright © 1998 – 2009, Texas Instruments Incorporated
Product Folder Link(s) :SN65LVDS93