Datasheet

Recommended Operating Conditions
Timing Requirements
Electrical Characteristics
SN65LVDS84AQ-Q1
SLLS766A AUGUST 2006 REVISED APRIL 2008 ........................................................................................................................................................
www.ti.com
MIN NOM MAX UNIT
V
CC
Supply voltage 3 3.3 3.6 V
V
IH
High-level input voltage 2 V
V
IL
Low-level input voltage 0.8 V
Z
L
Differential load impedance 90 132
T
A
Operating free-air temperature 40 125 ° C
MIN NOM MAX UNIT
t
c
Input clock period 13.3 t
c
32.4 ns
t
w
Pulse duration, high-level input clock 0.4 t
c
0.6 t
c
ns
t
t
Transition time, input signal 5 ns
t
su
Setup time, data, D0 D20 valid before CLKIN (see Figure 2 ) 3 ns
t
h
Hold time, data, D0 D20 valid after CLKIN (see Figure 2 ) 1.5 ns
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
V
IT
Input threshold voltage 1.4 V
Differential steady-state output voltage
|V
OD
| R
L
= 100 , See Figure 3 247 454 mV
magnitude
Change in the steady-state differential output
Δ |V
OD
| voltage magnitude between opposite binary 50 mV
states
V
OC(SS)
Steady-state common-mode output voltage R
L
= 100 , See Figure 3 1.125 1.375 V
V
OC(PP)
Peak-to-peak common-mode output voltage 80 150 mV
I
IH
High-level input current V
IH
= V
CC
25 µ A
I
IL
Low-level input current V
IL
= 0 ± 10 µ A
V
O(Yn)
= 0 6 ± 24
I
OS
Short-circuit output current mA
V
OD
= 0 6 ± 12
I
OZ
High-impedance output current V
O
= 0 to V
CC
± 10 µ A
Disabled, All inputs at GND 15 170 µ A
Enabled, f = 65 MHz 27 35
R
L
= 100 (4 places),
Gray-scale pattern
f = 75 MHz 30 38
I
CC(AVG)
Quiescent supply current (average) (see Figure 4 )
mA
Enabled, f = 65 MHz 28 36
R
L
= 100 (4 places),
Worst-case pattern
f = 75 MHz 31 39
(see Figure 5 )
C
I
Input capacitance 2 pF
(1) All typical values are at V
CC
= 3.3 V, T
A
= 25 ° C.
4 Submit Documentation Feedback Copyright © 2006 2008, Texas Instruments Incorporated
Product Folder Link(s): SN65LVDS84AQ-Q1