Datasheet

V
ID
V
O
10 pF,
2 Places
10 pF
100 Ω
†
1000 Ω
1000 Ω
100 Ω
V
IC
V
ID
V
O
V
ID
V
O
V
IT1
0 V
–100 mV
100 mV
0 V
V
IT2
†
Remove for testing LVDT device.
NOTE: Input signal of 3 Mpps, duration of 167 ns, and transition time of <1 ns.
+
–
SN65LVDS33, SN65LVDT33
SN65LVDS34, SN65LVDT34
www.ti.com SLLS490B –MARCH 2001–REVISED NOVEMBER 2004
PARAMETER MEASUREMENT INFORMATION (continued)
Figure 2. V
IT1
and V
IT2
Input Voltage Threshold Test Circuit and Definitions
Copyright © 2001–2004, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): SN65LVDS33 SN65LVDT33 SN65LVDS34 SN65LVDT34