Datasheet
www.ti.com
APPLICATION INFORMATION
1B
1A
1Y
G
2Y
2A
2B
GND
V
CC
4B
4A
4Y
G
3Y
3A
3B
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
100 Ω
100 Ω
100 Ω
(see Note B)
100 Ω
V
CC
See Note C
≈3.6 V
0.1 µF
(see Note A)
1N645
(2 places)
0.01 µF
5 V
RELATED INFORMATION
TERMINATED FAILSAFE
SN65LVDS32B , , SN65LVDT32B
SN65LVDS3486B , SN65LVDT3486B
SN65LVDS9637B , SN65LVDT9637B
SLLS440B – OCTOBER 2000 – REVISED APRIL 2007
A. Place a 0.1-µF Z5U ceramic, mica or polystyrene dielectric, 0805 size, chip capacitor between V
CC
and the ground
plane. The capacitor should be located as close as possible to the device terminals.
B. The termination resistance value should match the nominal characteristic impedance of the transmission media with
±10%.
C. Unused enable inputs should be tied to V
CC
or GND as appropriate.
Figure 12. Operation with 5-V Supply
IBIS modeling is available for this device. contact the local TI sales office or the TI Web site at www.ti.com for
more information.
For more application guidelines, see the following documents:
• Low-Voltage Differential Signaling Design Notes (SLLA014 )
• Interface Circuits for TIA/EIA-644 (LVDS) (SLLA038 )
• Reducing EMI With LVDS (SLLA030 )
• Slew Rate Control of LVDS Circuits (SLLA034 )
• Using an LVDS Receiver With RS-422 Data (SLLA031 )
• Evaluating the LVDS EVM (SLLA033 )
A differential line receiver commonly has a fail-safe circuit to prevent it from switching on input noise. Current
LVDS fail-safe solutions require either external components with subsequent reduction in signal quality or
integrated solutions with limited application. This family of receivers has a new integrated fail-safe that solves
the limitations seen in present solutions. A detailed theory of operation is presented in application note The
Active Fail-Safe Feature of the SN65LVDS32A (SLLA082 ).
Figure 13 shows one receiver channel with active fail-safe. It consists of a main receiver that can respond to a
high-speed input differential signal. Also connected to the input pair are two fail-safe receivers that form a
window comparator. The window comparator has a much slower response than the main receiver and detects
when the input differential falls below 80 mV. A 600-ns fail-safe timer filters the window comparator outputs.
When fail-safe is asserted, the fail-safe logic drives the main receiver output to logic high.
14
Submit Documentation Feedback