Datasheet

SN65LVDS315
www.ti.com SLLS881F –DECEMBER 2007–REVISED SEPTEMBER 2012
TYPICAL CHARACTERISTICS (continued)
SN65LVDS315 OUTPUT DATA AND CLOCK SIGNAL AT
208MBPS SN65LVDS315 OUTPUT CLOCK AND DATA
A. The asymmetrical setup and hold time is optimized to meet OMAP A. Through pcb interconnect of 80-inch of FR4 at 208Mbps
processor input timing.
Figure 24. Figure 25.
Copyright © 2007–2012, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Links :SN65LVDS315