Datasheet
DRIVER ELECTRICAL CHARACTERISTICS
DRIVER SWITCHING CHARACTERISTICS
SN65LVDS1
SN65LVDS2
SN65LVDT2
www.ti.com
.................................................................................................................................................... SLLS373K – JULY 1999 – REVISED NOVEMBER 2008
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN
(1)
TYP
(2)
MAX UNIT
R
L
= 100 Ω , 2.4 ≤ V
CC
< 3 V 200 350 454
|V
OD
| Differential output voltage magnitude
R
L
= 100 Ω , 3 ≤ V
CC
< 3.6 V 247 350 454
mV
Change in differential output voltage magnitude
Δ |V
OD
| See Figure 2 – 50 50
between logic states
V
OC(SS)
Steady-state common-mode output voltage 1.125 1.375 V
Change in steady-state common-mode output voltage
Δ V
OC(SS)
See Figure 2 – 50 50 mV
between logic states
V
OC(PP)
Peak-to-peak common-mode output voltage 25 100 mV
V
I
= 0 V or V
CC
, No load 2 4
I
CC
Supply current mA
V
I
= 0 V or V
CC
, R
L
= 100 Ω 5.5 8
I
IH
High-level input current V
IH
= 5 V 2 20 µ A
I
IL
Low-level input current V
IL
= 0.8 V 2 10 µ A
V
OY
or V
OZ
= 0 V 3 10
I
OS
Short-circuit output current mA
V
OD
= 0 V 10
I
O(OFF)
Power-off output current V
CC
= 1.5 V, V
O
= 3.6 V – 1 1 µ A
C
i
Input capacitance V
I
= 0.4 Sin (4E6 π t)+0.5 V 3 pF
(1) The algebraic convention, in which the least positive (most negative) limit is designated as a minimum, is used in this data sheet.
(2) All typical values are at 25 ° C and with a 3.3-V supply.
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(1)
MAX UNIT
t
PLH
Propagation delay time, low-to-high-level output 1.5 3.1 ns
t
PHL
Propagation delay time, high-to-low-level output 1.8 3.1 ns
R
L
= 100 Ω , C
L
= 10 pF,
t
r
Differential output signal rise time 0.6 1 ns
See Figure 5
t
f
Differential output signal fall time 0.7 1 ns
t
sk(p)
Pulse skew (|t
PHL
- t
PLH
|)
(2)
0.3 ns
(1) All typical values are at 25 ° C and with a 3.3-V supply.
(2) t
sk(p)
is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
Copyright © 1999 – 2008, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): SN65LVDS1 SN65LVDS2 SN65LVDT2