Datasheet

t
w(SP)
PWRDN
TCLK
REN
SYNC1
or
SYNC2
D
O
±
DATA SYNC Pattern
t
w(SP)
Min. Timing Met
TCLK
SYNC1
or
SYNC2
D
O
±
DATASYNC Pattern
D
O
Start
Bit
D
00
− D
09
SYMBOL N
Stop
Bit
Start
Bit
D
00
− D
09
SYMBOL N−1
Stop
Bit
D
IN
t
d(S)
D
IN0
− D
IN9
SYMBOL N D
IN0
− D
IN9
SYMBOL N+1
Timing for TCLK_R/F
= High
TCLK
SN65LV1023A
SN65LV1224B
www.ti.com SLLS621E –SEPTEMBER 2004–REVISED DECEMBER 2009
Figure 12. SYNC Timing Delays
Figure 13. Serializer Delay
Copyright © 2004–2009, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Link(s): SN65LV1023A SN65LV1224B