Datasheet

PARAMETER MEASUREMENT INFORMATION
Waveforms
CLK
t
REC
LD
t
W2
t
LPH2
t
PLH2
LD
SOP
CLK
valid
t
SU1
t
H1
SIP
CLK
t
PLH1
t
PHL1
t
f
t
r
t
W1
1/f
CLK
SOP
CLK
inhibited
t
SU2
CLK
CE
Signal Conventions
IPx
R
IN
GND
V
TH(IN)
V
TH(IP)
I
IN
SN65HVS885
SN65HVS885
www.ti.com ............................................................................................................................................................................................... SLAS638 – JANUARY 2009
For the complete serial interface timing, refer to Figure 17 .
Figure 4. Parallel – Load Mode Figure 5. Serial – Shift Mode
Figure 6. Serial – Shift Mode Figure 7. Serial – Shift Mode
Figure 8. Serial – Shift Clock Inhibit Mode
Figure 9. On/Off Threshold Voltage Measurements
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): SN65HVS885