Datasheet

PARAMETER MEASUREMENT INFORMATION
Waveforms
CLK
t
REC
LD
t
w2
t
PLH2
t
PHL2
LD
SOP
CLK
valid
t
SU 1
t
H1
SIP
CLK
t
PLH1
t
PHL1
t
f
t
r
t
w1
1/ f
CLK
SOP
CLKinhibited
t
SU2
CLK
CE
SN65HVS882
SLAS601 – MAY 2008 ........................................................................................................................................................................................................ www.ti.com
For the complete serial interface timing, refer to Figure 19 .
Figure 3. Parallel – Load Mode Figure 4. Serial – Shift Mode
Figure 5. Serial – Shift Mode Figure 6. Serial – Shift Mode
Figure 7. Serial – Shift Clock Inhibit Mode
8 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): SN65HVS882