Datasheet

PARAMETER MEASUREMENT INFORMATION
Waveforms
CLK
t
REC
LD
LD
SOP
t
W2
t
PLH2
t
PHL2
CLK
Valid
t
SU1
t
H1
SIP
CLK
t
PLH1
t
r
SOP
1/f
CLK
t
w1
t
PHL1
t
f
CLKInhibited
t
SU2
CLK
CE
SN65HVS881
SLAS642 – MARCH 2009 ................................................................................................................................................................................................... www.ti.com
For the complete serial interface timing, refer to Figure 21 .
Figure 4. Parallel – Load Mode Figure 5. Serial – Shift Mode
Figure 6. Serial – Shift Mode Figure 7. Serial – Shift Mode
Figure 8. Serial – Shift Clock Inhibit Mode
8 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): SN65HVS881